參數(shù)資料
型號: MX98216EC
廠商: MACRONIX INTERNATIONAL CO LTD
元件分類: 微控制器/微處理器
英文描述: 16 CHANNEL(S), 100M bps, LOCAL AREA NETWORK CONTROLLER, PQFP208
封裝: PLASTIC, QFP-208
文件頁數(shù): 19/37頁
文件大?。?/td> 269K
代理商: MX98216EC
MX98216EC
P/N:PM0781
REV. 0.2, Apr, 18, 2001
26
The diagram shown above is IEEE 802.3x pause frame format whereas DA presented for destination MAC adress, SA
for source MAC address, pause frame type defined as 0x8808, opcode for pause operation (0x0001), default pause
time for the switch to be 0x1FFF, and pad for all zero.
The value of pause timer is changable by EEPROM or CPU.
DA field of pause frame should be 0x0180C2000001 before transmission.
Address Learning and Recognition
After a good packet is received, address resolution logic begins address lookup.
The destination MAC address and
source MAC address associated are retrieved.
The source MAC address is used to build up an address table.
By
searching the address table, if a unicast destination MAC address is recognized, the stored frame is forwarded to
destined port.
Initially, a unicast destination MAC address of a packet does not know the outgoing port number so
that the stored frame is forwarded as a broadcast packet.
In both of address learning and recognition, 48-bit MAC
address is converted into a 12-bit search index via hash transformation. The switch offers two different hashing
schemes; one is called direct mapping and the other is CRC mapping.
In learning, an entry designated by the search
index is checked to be valid or not.
If non-valid, a new entry is generated with putting the information of source MAC
address and ingress port number.
A 2-layer structure is provided in learning mechanism.
If valid, the 2-layer
mechanism can keep 2 different MAC addresses in one certain entry to increase hashing resolution.
If congestion
found for an entry of the 2-layer structure, switch will compare the two numbers of the aging timer and replace the
MAC record with older aging time to the new MAC.
In recognition, the MAC address in table entry designated by
search index is used to compare with destination MAC address.
If both are matched, the associated port number in
address table entry is the destination port.
Otherwise, the received frame will be classified as a broadcast frame, and
be flooded through every port (except source port).
The memory space within MX98216EC can keep up to 8K MAC
addresses.
Aging mechanism is supported, namely the address information is aged out if not be referred in 300sec
(default, the parameter is programmable).
And, the entry of the record can be for newly learnt MACs kept in table.
2-priority Queue Class of Service (CoS)
Class of Service denotes the classification of traffic used to differentiate services among traffic classes.
MX98216EC
offers 2-level priority (High and Low) queues, which catch the priority information in the TOS field, port base, or VLAN
tag in the incoming frames as standard IEEE 802.1Q defines.
In this way, the switch controller guarantees the
service for high priority frames to some extent, depending on the load condition of incoming traffic.
(At least, the high
priority service offers better than that of best effort service.)
It also provides different service ratio settings for users to
shape the prioritized frames on the streams in the incoming traffic.
Port-based VLAN
A Virtual LAN (VLAN) is a broadcast domain or a network segment which enables multiple stations on different
physical locations to communicate with each other as if they were on the same LAN.
With all the advantages such as
increasing performance, bandwidth utilization efficiency and security as well as preventing broadcast storm, Port-
Based VLAN is the most practical and economical form of VLAN.
MX98216EC supports up to 12 port-based VLAN groups which applies the overlapped VLAN scheme.
That is, the
16 switch ports can be divided into 12 VLAN port-groups.
By configuring the port with its VLAN membership, each
port is assigned to one or more (up to 12) groups.
Ports belonging to different groups are independent, which means
6 Octets
2 Octets
42 Octets
DA
SA
Type
Opcode Pause_Time
PAD
802.3x PAUSE Frame Format
相關PDF資料
PDF描述
MX98902AQC 2 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQCC84
P024T048T12AL 1-OUTPUT 120 W DC-DC REG PWR SUPPLY MODULE
P048T048M12AL 1-OUTPUT 120 W DC-DC REG PWR SUPPLY MODULE
P048F048M12AL 1-OUTPUT 120 W DC-DC REG PWR SUPPLY MODULE
PADS1298CZXGT SPECIALTY ANALOG CIRCUIT, PBGA64
相關代理商/技術參數(shù)
參數(shù)描述
MX98224EC 制造商:未知廠家 制造商全稱:未知廠家 功能描述:24-port Dual-Speed Ethernet Switch Controller
MX98702 制造商:未知廠家 制造商全稱:未知廠家 功能描述:LAN Transceiver
MX98704 制造商:MCNIX 制造商全稱:Macronix International 功能描述:100BASE-TX PHYSICAL DATA TRANSCEIVER
MX98704EC 制造商:MCNIX 制造商全稱:Macronix International 功能描述:100BASE-TX PHYSICAL DATA TRANSCEIVER
MX98704QC 制造商:MCNIX 制造商全稱:Macronix International 功能描述:100BASE-TX PHYSICAL DATA TRANSCEIVER