- 您現(xiàn)在的位置：買賣IC網 > PDF目錄69041 > MX98216EC (MACRONIX INTERNATIONAL CO LTD) 16 CHANNEL(S), 100M bps, LOCAL AREA NETWORK CONTROLLER, PQFP208 PDF資料下載
參數(shù)資料
| 型號： | MX98216EC |
| 廠商： | MACRONIX INTERNATIONAL CO LTD |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 16 CHANNEL(S), 100M bps, LOCAL AREA NETWORK CONTROLLER, PQFP208 |
| 封裝： | PLASTIC, QFP-208 |
| 文件頁數(shù)： | 8/37頁 |
| 文件大?。?/td> | 269K |
| 代理商： | MX98216EC |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁當前第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁
MX98216EC
P/N:PM0781
REV. 0.2, Apr, 18, 2001
16
Configuration 0 and Port Base Priority (0-7) (Reg18H), default = 0x0022H
BIT
DESCRIPTION
TYPE
DEFAULT
18.0
Continuous 16-time Collision Drop Disable
0 : packet that runs into 16 consecutive collision will be dropped
1 : packet that runs into 16 consecutive collision will NOT be dropped
R/W
0
18.1
Timeout disable
0 : packet will NOT be dropped if packet has been queued over 1 second
1 : packet will be dropped in spite of packet being queue over 1 second
R/W
1
18.3-2
CRC Hashing Selection
48-bit DA/SA address is translated separated into 12-bit entry pointer of
address table for address learning and recognition.
The translation is by
aid of CRC generator within the switch controller.
The index of entry
pointer selection is defined by:
00 : bit [11:0] of CRC are selected
01 : bit [16:5] of CRC are selected
10 : bit [24:13] of CRC are selected
11 : bit [30:19] of CRC are selected
R/W
00
18.4
Direct Mapping
It means bit [63:52] of DA/SA address directly as an index of address
table.
0 : CRC calculation to get the hashing index of address table
1 : direct mapping enable
R/W
1
18.5
Reserved
R/W
0
18.6
N/A
18.7
Reserved
R/W
1
18.15-8
Port 0-7 Priority
Port base priority settings from port 0 to port 7.
If external pins of port
base priority are set, the content of EEPROM or CPU will be overridden.
One bit per port; e.g. bit 8 for port 0 and bit 15 for port 7.
0 : disable
1 : enable, the port of packets always in high priority
R/W
0x00H
Port Base Priority (8-15) (Reg19H), default = 0x0000H
BIT
DESCRIPTION
TYPE
DEFAULT
19.7-0
Port 8-15 Priority
Port base priority settings from port 8 to port 15.
If external pins of port
base priority are set, the content of EEPROM or CPU will be overridden.
One bit per port; e.g. bit 0 for port 8 and bit 7 for port 15.
0 : disable
1 : enable, the port of packets always in high priority
R/W
0x00H
19.15-8
N/A
相關PDF資料 |
PDF描述 |
|---|---|
| MX98902AQC | 2 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQCC84 |
| P024T048T12AL | 1-OUTPUT 120 W DC-DC REG PWR SUPPLY MODULE |
| P048T048M12AL | 1-OUTPUT 120 W DC-DC REG PWR SUPPLY MODULE |
| P048F048M12AL | 1-OUTPUT 120 W DC-DC REG PWR SUPPLY MODULE |
| PADS1298CZXGT | SPECIALTY ANALOG CIRCUIT, PBGA64 |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| MX98224EC | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:24-port Dual-Speed Ethernet Switch Controller |
| MX98702 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:LAN Transceiver |
| MX98704 | 制造商:MCNIX 制造商全稱:Macronix International 功能描述:100BASE-TX PHYSICAL DATA TRANSCEIVER |
| MX98704EC | 制造商:MCNIX 制造商全稱:Macronix International 功能描述:100BASE-TX PHYSICAL DATA TRANSCEIVER |
| MX98704QC | 制造商:MCNIX 制造商全稱:Macronix International 功能描述:100BASE-TX PHYSICAL DATA TRANSCEIVER |
發(fā)布緊急采購，3分鐘左右您將得到回復。