- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄359265 > MX98715AL SINGLE CHIP FAST ETHERNET NIC CONTROLLER PDF資料下載
參數(shù)資料
| 型號： | MX98715AL |
| 英文描述： | SINGLE CHIP FAST ETHERNET NIC CONTROLLER |
| 中文描述： | 單晶片快速以太網(wǎng)卡控制器 |
| 文件頁數(shù)： | 13/32頁 |
| 文件大?。?/td> | 215K |
| 代理商： | MX98715AL |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁當前第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁
13
P/N:PM0537
REV. 1.2, FEB. 24, 1999
MX98715A
5. 2.1 BUS MODE REGISTER ( CSR0 )
Field
0
Name
SWR
Description
Software Reset, when set, MX98715A resets all internal hardware with the exception of
the configuration area and port selection.
Internal bus arbitration scheme between receive and transmit processes.
The receive channel usually has higher priority over transmit channel when receive FIFO
is partially full to a threshold. This threshold can be selected by programming this bit. Set
for lower threshold, reset for normal threshold.
Descriptor Skip Length, specifies the number of longwords to skip between two descrip-
tors.
Big/Little Endian, set for big endian byte ordering mode, reset for little endian byte order-
ing mode, this option only applies to data buffers
Programmable Burst Length, specifies the maximum number of longwords to be trans-
ferred in one DMA transaction. default is 0 which means unlimited burst length, possible
values can be 1,2,4,8,16,32 and unlimited .
Cache Alignment, programmable address boundaries of data burst stop, MX98715A can
handle non-cache- aligned fragement as well as cache-aligned fragment efficiently.
Transmit Auto-Polling time interval, defines the time interval for MX98715A to performs
transmit poll command automatically at transmit suspended state.
1
BAR0
6:2
DSL
7
BLE
13:8
PBL
15:14
CAL
18:17
TAP
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
TAP-Transmit Automatic Polling
ZERO-Must be zero
0
DSL-Descriptor Skip Length
BAR-Bus Arbitration
SWR-Software Reset
CAL-Cache Alignment
PBL-Programmable Burst Length
BLE-Big/Little Endian
TABLE 5.2.0 TRANSMIT AUTO POLLING BITS
CSR<18:17>
00
01
10
11
Time Interval
No transmit auto-polling, a write to CSR1 is required to poll
auto-poll every 200 us
auto-poll every 800 us
auto-poll every 1.6 ms
相關PDF資料 |
PDF描述 |
|---|---|
| MX98727 | SINGLE CHIP PCI/CARDBUS FAST ETHERNET CONTROLLER |
| MX98742 | FEBC 100 Base Fast Ethernet Bridge Controller |
| MX98902A(PLCC) | LAN Node Controller |
| MX98902A(PQFP) | LAN Node Controller |
| MX98902A(SQFP) | LAN Node Controller |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| MX98715BEC | 制造商:MCNIX 制造商全稱:Macronix International 功能描述:APPLICATION NOTE |
| MX98725 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:SINGLE CHIP FAST ETHERNET NIC CONTROLLER |
| MX98726 | 制造商:MCNIX 制造商全稱:Macronix International 功能描述:SINGLE CHIP 10/100 FAST ETHERNET CONTROLLER WITH uP INTERFACE |
| MX98726AEC | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Controller Miscellaneous - Datasheet Reference |
| MX98726EC | 制造商:MCNIX 制造商全稱:Macronix International 功能描述:SINGLE CHIP 10/100 FAST ETHERNET CONTROLLER WITH uP INTERFACE |
發(fā)布緊急采購，3分鐘左右您將得到回復。