參數(shù)資料
型號: ORT8850
英文描述: Field-Programmable System Chip (FPSC) Eight-Channel x 850 Mbits/s Backplane Transceiver
中文描述: 現(xiàn)場可編程系統(tǒng)芯片(促進文化基金)8通道x 850 Mbits /秒背板收發(fā)器
文件頁數(shù): 67/112頁
文件大?。?/td> 2417K
代理商: ORT8850
Agere Systems Inc.
67
Data Sheet
August 2001
Eight-Channel x 850 Mbits/s Backplane Transceiver
ORCA
ORT8850 FPSC
Pin Information
(continued)
Table 30. FPSC Function Pin Description
(continued)
Symbol
I/O
Description
HSI LVDS Transmit Pins
txd_b_p0
txd_b_n0
txd_c_p0
txd_c_n0
txd_b_p1
txd_b_n1
txd_c_p1
txd_c_n1
txd_b_p2
txd_b_n2
txd_c_p2
txd_c_n2
txd_b_p3
txd_b_n3
txd_c_p3
txd_c_n3
txd_b_p4
txd_b_n4
txd_c_p4
txd_c_n4
txd_b_p5
txd_b_n5
txd_c_p5
txd_c_n5
txd_b_p6
txd_b_n6
txd_c_p6
txd_c_n6
txd_b_p7
txd_b_n7
txd_c_p7
txd_c_n7
I
I
I
I
I
I
I
I
I
I
I
I
I
I
I
I
I
I
I
I
I
I
I
I
I
I
I
I
I
I
I
I
LVDS work link
channel AA (shared with
RapidIO
port B).
LVDS work link
channel AA (shared with
RapidIO
port B).
LVDS protect link
channel AA (shared with
RapidIO
port C).
LVDS protect link
channel AA (shared with
RapidIO
port C).
LVDS work link
channel AB (shared with
RapidIO
port B).
LVDS work link
channel AB (shared with
RapidIO
port B).
LVDS protect link
channel AB (shared with
RapidIO
port C).
LVDS protect link
channel AB (shared with
RapidIO
port C).
LVDS work link
channel AC (shared with
RapidIO
port B).
LVDS work link
channel AC (shared with
RapidIO
port B).
LVDS protect link
channel AC (shared with
RapidIO
port C).
LVDS protect link
channel AC (shared with
RapidIO
port C).
LVDS work link
channel AD (shared with
RapidIO
port B).
LVDS work link
channel AD (shared with
RapidIO
port B).
LVDS protect link
channel AD (shared with
RapidIO
port C).
LVDS protect link
channel AD (shared with
RapidIO
port C).
LVDS work link
channel BA (shared with
RapidIO
port B).
LVDS work link
channel BA (shared with
RapidIO
port B).
LVDS protect link
channel BA (shared with
RapidIO
port C).
LVDS protect link
channel BA (shared with
RapidIO
port C).
LVDS work link
channel BB (shared with
RapidIO
port B).
LVDS work link
channel BB (shared with
RapidIO
port B).
LVDS protect link
channel BB (shared with
RapidIO
port C).
LVDS protect link
channel BB (shared with
RapidIO
port C).
LVDS work link
channel BC (shared with
RapidIO
port B).
LVDS work link
channel BC (shared with
RapidIO
port B).
LVDS protect link
channel BC (shared with
RapidIO
port C).
LVDS protect link
channel BC (shared with
RapidIO
port C).
LVDS work link
channel BD (shared with
RapidIO
port B).
LVDS work link
channel BD (shared with
RapidIO
port B).
LVDS protect link
channel BD (shared with
RapidIO
port C).
LVDS protect link
channel BD (shared with
RapidIO
port C).
相關PDF資料
PDF描述
ORT8850H Field-Programmable System Chip (FPSC) Eight-Channel x 850 Mbits/s Backplane Transceiver
ORT8850L Field-Programmable System Chip (FPSC) Eight-Channel x 850 Mbits/s Backplane Transceiver
OS1001 Interface IC
OS1010 Optoelectronic
OS1011 SINGLE 1.8V, 200 KHZ OP, E TEMP, -40C to +125C, 8-PDIP, TUBE
相關代理商/技術參數(shù)
參數(shù)描述
ORT8850-FPSC-EV 功能描述:可編程邏輯 IC 開發(fā)工具 ORCA ORT8850 FPSC Eval Brd RoHS:否 制造商:Altera Corporation 產品:Development Kits 類型:FPGA 工具用于評估:5CEFA7F3 接口類型: 工作電源電壓:
ORT8850H 制造商:AGERE 制造商全稱:AGERE 功能描述:Field-Programmable System Chip (FPSC) Eight-Channel x 850 Mbits/s Backplane Transceiver
ORT8850H-1BM680C 功能描述:FPGA - 現(xiàn)場可編程門陣列 16192 LUT 297 I/O RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-256
ORT8850H-1BM680I 功能描述:FPGA - 現(xiàn)場可編程門陣列 16192 LUT 297 I/O RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-256
ORT8850H-1BMN680C 功能描述:FPGA - 現(xiàn)場可編程門陣列 16192 LUT 297 I/O RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-256