參數(shù)資料
型號(hào): ORT8850H
英文描述: Field-Programmable System Chip (FPSC) Eight-Channel x 850 Mbits/s Backplane Transceiver
中文描述: 現(xiàn)場可編程系統(tǒng)芯片(促進(jìn)文化基金)8通道x 850 Mbits /秒背板收發(fā)器
文件頁數(shù): 59/112頁
文件大?。?/td> 2417K
代理商: ORT8850H
Agere Systems Inc.
59
Data Sheet
August 2001
Eight-Channel x 850 Mbits/s Backplane Transceiver
ORCA
ORT8850 FPSC
Embedded Core LVDS I/O
Table 22. Driver dc Data*
* V
DD
33 = 3.1 V
3.5 V, V
DD
15 = 1.4 V
1.6 V,
40
°
C, and slow-fast process.
External reference, REF10 = 1.0 V ± 3%, REF14 = 1.4 V ± 3%.
Table 23. Driver ac Data
*
* V
DD
33 = 3.1 V
3.5 V, V
DD
15 = 1.4 V
1.6 V,
40
°
C, and slow-fast process.
Table 24. Driver Power Consumption
*
* V
DD
33 = 3.1 V
3.5 V, V
DD
15 = 1.4 V
1.6 V,
40
°
C, and slow-fast process.
Parameter
Symbol
V
OH
V
OL
V
OD
V
OS
R
o
R
O
V
OD
Test Conditions
R
LOAD
= 100
± 1%
R
LOAD
= 100
± 1%
R
LOAD
= 100
± 1%
R
LOAD
= 100
± 1%
V
CM
= 1.0 V and 1.4 V
V
CM
= 1.0 V and 1.4 V
R
LOAD
= 100
± 1%
Min
0.925
0.25
1.125*
80
Typ
100
Max
1.475
0.45
1.275
120
10
25
Unit
V
V
V
V
%
mV
Output Voltage High, V
OA
or V
OB
Output Voltage Low, V
OA
or V
OB
Output Differential Voltage
Output Offset Voltage
Output Impedance, Differential
R
O
Mismatch Between A and B
Change in Differential Voltage Between
Complementary States
Change in Output Offset Voltage
Between Complementary States
Output Current
Output Current
Power-off Output Leakage
V
OS
R
LOAD
= 100
± 1%
25
mV
I
SA,
I
SB
I
SAB
|Ixa|, |Ixb|
Driver shorted to GND
Drivers shorted together
V
DD
= 0 V
V
PAD
, V
PADN
= 0 V
2.5 V
24
12
10
mA
mA
mA
Parameter
Symbol
t
F
Test Conditions
Z
L
= 100
± 1%
C
PAD
= 3.0 pF, C
PAD
= 3.0 pF
Z
L
= 100
± 1%
C
PAD
= 3.0 pF, C
PAD
= 3.0 pF
Any differential pair on package at 50%
point of the transition
Min
100
Typ
Max
210
Unit
ps
V
OD
Fall Time, 80% to 20%
V
OD
Rise Time, 20% to 80%
t
R
100
210
ps
Differential Skew
|t
PHLA
t
PLHB
| or
|t
PHLB
t
PLHA
|
Channel-to-channel Skew
|tpDIFFm
tpDIFFn|,
Propagation Delay Time
t
SKEW1
50
ps
t
SKEW2
Any two signals on package at 0 V
differential
Z
L
= 100
± 1%
C
PAD
= 3.0 pF, C
PADN
= 3.0 pF
ps
t
PLH
t
PHL
0.54
0.55
0.77
0.76
1.10
1.09
ns
ns
Parameter
Symbol
PD
dc
PD
ac
Test Conditions
Z
L
= 100
± 1%
Z
L
= 100
± 1%
C
PAD
= 3.0 pF, C
PADN
= 3.0 pF
Min
Max
26.0
64
Unit
mW
μ
W/
MHz
Driver dc Power
Driver ac Power
相關(guān)PDF資料
PDF描述
ORT8850L Field-Programmable System Chip (FPSC) Eight-Channel x 850 Mbits/s Backplane Transceiver
OS1001 Interface IC
OS1010 Optoelectronic
OS1011 SINGLE 1.8V, 200 KHZ OP, E TEMP, -40C to +125C, 8-PDIP, TUBE
OS1012 1.8V, 200kHz single low-cost, CMOS Op Amplifier on 120K Analog ROM process., -40C to +125C, 8-MSOP, T/R
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ORT8850H-1BM680C 功能描述:FPGA - 現(xiàn)場可編程門陣列 16192 LUT 297 I/O RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-256
ORT8850H-1BM680I 功能描述:FPGA - 現(xiàn)場可編程門陣列 16192 LUT 297 I/O RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-256
ORT8850H-1BMN680C 功能描述:FPGA - 現(xiàn)場可編程門陣列 16192 LUT 297 I/O RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-256
ORT8850H-1BMN680I 功能描述:FPGA - 現(xiàn)場可編程門陣列 16192 LUT 297 I/O RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-256
ORT8850H-2BM680C 功能描述:FPGA - 現(xiàn)場可編程門陣列 16192 LUT 297 I/O RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-256