參數(shù)資料
型號(hào): P80C32X2FN,112
廠商: NXP Semiconductors
文件頁數(shù): 30/62頁
文件大?。?/td> 0K
描述: IC 80C51 MCU 256 ROMLESS 40DIP
產(chǎn)品培訓(xùn)模塊: Migrating from 8/16-Bit MCUs to 32-Bit ARMs
標(biāo)準(zhǔn)包裝: 9
系列: 80C
核心處理器: 8051
芯體尺寸: 8-位
速度: 33MHz
連通性: EBI/EMI,UART/USART
外圍設(shè)備: POR
輸入/輸出數(shù): 32
程序存儲(chǔ)器類型: ROMless
RAM 容量: 256 x 8
電壓 - 電源 (Vcc/Vdd): 2.7 V ~ 5.5 V
振蕩器型: 內(nèi)部
工作溫度: -40°C ~ 85°C
封裝/外殼: 40-DIP(0.600",15.24mm)
包裝: 管件
其它名稱: 568-7900-5
568-7900-5-ND
568-8351-5
935269611112
P80C32X2FN
P80C32X2FN,112-ND
P80C32X2FN-ND
Philips Semiconductors
Product data
P80C3xX2; P80C5xX2;
P87C5xX2
80C51 8-bit microcontroller family
4K/8K/16K/32K ROM/OTP, low voltage (2.7 to 5.5 V),
low power, high speed (30/33 MHz)
2003 Jan 24
36
An interrupt will be serviced as long as an interrupt of equal or
higher priority is not already being serviced. If an interrupt of equal
or higher level priority is being serviced, the new interrupt will wait
until it is finished before being serviced. If a lower priority level
interrupt is being serviced, it will be stopped and the new interrupt
serviced. When the new interrupt is finished, the lower priority level
interrupt that was stopped will be completed.
Table 8.
Interrupt Table
SOURCE
POLLING PRIORITY
REQUEST BITS
HARDWARE CLEAR?
VECTOR ADDRESS
External interrupt 0
1
IE0
N (L)1
Y (T)2
03H
Timer 0
2
TF0
Y
0BH
External interrupt 1
3
IE1
N (L)
Y (T)
13H
Timer 1
4
TF1
Y
1BH
UART
5
RI, TI
N
23H
Timer 2
6
TF2, EXF2
N
2BH
NOTES:
1. L = Level activated
2. T = Transition activated
Reduced EMI
All port pins have slew rate controlled outputs. This is to limit noise
generated by quickly switching output signals. The slew rate is
factory set to approximately 10 ns rise and fall times.
Reduced EMI Mode
The AO bit (AUXR.0) in the AUXR register when set disables the
ALE output.
AUXR (8EH)
7
6
54
32
1
0
AO
AUXR.0
AO
Turns off ALE output.
Dual DPTR
The dual DPTR structure (see Figure 26) enables a way to specify
the address of an external data memory location. There are two
16-bit DPTR registers that address the external memory, and a
single bit called DPS = AUXR1/bit0 that allows the program code to
switch between them.
New Register Name: AUXR1#
SFR Address: A2H
Reset Value: xxx000x0B
AUXR1 (A2H)
76
54
32
10
LPEP
WUPD
0
DPS
Where:
DPS = AUXR1/bit0 = Switches between DPTR0 and DPTR1.
Select Reg
DPS
DPTR0
0
DPTR1
1
The DPS bit status should be saved by software when switching
between DPTR0 and DPTR1.
Note that bit 2 is not writable and is always read as a zero. This
allows the DPS bit to be quickly toggled simply by executing an INC
DPTR instruction without affecting the WUPD or LPEP bits.
DPS
DPTR1
DPTR0
DPH
(83H)
DPL
(82H)
EXTERNAL
DATA
MEMORY
SU00745A
BIT0
AUXR1
Figure 26.
DPTR Instructions
The instructions that refer to DPTR refer to the data pointer that is
currently selected using the AUXR1/bit 0 register. The six
instructions that use the DPTR are as follows:
INC DPTR
Increments the data pointer by 1
MOV DPTR, #data16
Loads the DPTR with a 16-bit constant
MOV A, @ A+DPTR
Move code byte relative to DPTR to ACC
MOVX A, @ DPTR
Move external RAM (16-bit address) to
ACC
MOVX @ DPTR , A
Move ACC to external RAM (16-bit
address)
JMP @ A + DPTR
Jump indirect relative to DPTR
The data pointer can be accessed on a byte-by-byte basis by
specifying the low or high byte in an instruction which accesses the
SFRs. See application note AN458 for more details.
相關(guān)PDF資料
PDF描述
EFM32TG822F32 IC MCU 32BIT 32KB FLASH 48LQFP
LPC1313FHN33,551 IC MCU 32BIT 32KB FLASH 33HVQFN
P80C32SBAA,512 IC 80C51 MCU 8BIT ROMLESS 44PLCC
P80C32UBAA,512 IC 80C51 MCU 8BIT ROMLESS 44PLCC
1-5353583-1 CONN RCPT 4X1 USB RT ANG SMD
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
P80C34EBA 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-Bit Microcontroller
P80C34EBB 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-Bit Microcontroller
P80C34EBBD 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-Bit Microcontroller
P80C34EBP 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-Bit Microcontroller
P80C34EFA 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-Bit Microcontroller