- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄367733 > P83CL782HDH (NXP SEMICONDUCTORS) Low voltage 8-bit microcontrollers with UART and I2C-bus PDF資料下載
參數(shù)資料
| 型號(hào)： | P83CL782HDH |
| 廠商： | NXP SEMICONDUCTORS |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | Low voltage 8-bit microcontrollers with UART and I2C-bus |
| 中文描述： | MROM, 6 MHz, MICROCONTROLLER, PQFP44 |
| 封裝： | 14 X 14 MM, 2.20 MM HEIGHT, PLASTIC, SOT-205-1, QFP-44 |
| 文件頁(yè)數(shù)： | 24/76頁(yè) |
| 文件大?。?/td> | 342K |
| 代理商： | P83CL782HDH |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)當(dāng)前第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)
1997 Mar 14
24
Philips Semiconductors
Product specification
Low voltage 8-bit microcontrollers with
UART and I
2
C-bus
P83CL781; P83CL782
13 I
2
C-BUS SERIAL I/O
The serial port supports the twin line I
2
C-bus, which
consists of a serial data line (SDA) and a serial clock line
(SCL). These lines also function as the I/O port lines P1.7
and P1.6 respectively.
The system is unique because data transport, clock
generation, address recognition and bus control arbitration
are all controlled by hardware.
The I
2
C-bus serial I/O has complete autonomy in byte
handling and operates in 4 modes:
Master transmitter
Master receiver
Slave transmitter
Slave receiver.
These functions are controlled by the Serial Control
Register S1CON. S1STA is the Status Register whose
contents may also be used as a vector to various service
routines. S1DAT is the Data Shift Register and S1ADR is
the Slave Address Register. Slave address recognition is
performed by on-chip hardware.
Figure 14 is the block diagram of the I
2
C-bus serial I/O.
Fig.14 Block diagram of I
2
C-bus serial I/O.
MLB199
SLAVE ADDRESS
S1ADR
GC
SHIFT REGISTER
S1DAT
SDA
ARBITRATION SYNC LOGIC
SCL
BUS CLOCK GENERATOR
S1STA
I
7
0
S1CON
7
0
7
0
7
0
CONTROL REGISTER
STATUS REGISTER
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| P83CL782HDP | Low voltage 8-bit microcontrollers with UART and I2C-bus |
| P83CL781HDH | Low voltage 8-bit microcontrollers with UART and I2C-bus |
| P83CL882 | 80C51 Ultra Low Power ULP telephony controller |
| P83CL883T | TELX microcontrollers for CT0 handset/basestation applications |
| P83CL884T | TELX microcontrollers for CT0 handset/basestation applications |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| P83CL782HDN | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-Bit Microcontroller |
| P83CL782HDP | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Low voltage 8-bit microcontrollers with UART and I2C-bus |
| P83CL882 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:80C51 Ultra Low Power ULP telephony controller |
| P83CL882T/001 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:80C51 Ultra Low Power ULP telephony controller |
| P83CL883T | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:TELX microcontrollers for CT0 handset/basestation applications |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。