參數(shù)資料
型號: P87C453EFAA
廠商: NXP SEMICONDUCTORS
元件分類: 微控制器/微處理器
英文描述: CMOS single-chip 8-bit microcontrollers
中文描述: OTPROM, 8 MHz, MICROCONTROLLER, PQCC68
封裝: PLASTIC, SOT-168-3, MO-047AE, LCC-68
文件頁數(shù): 14/23頁
文件大?。?/td> 163K
代理商: P87C453EFAA
Philips Semiconductors
Preliminary specification
80C453/83C453/87C453
CMOS single-chip 8-bit microcontrollers
1996 Aug 15
3-324
AC ELECTRICAL CHARACTERISTICS
T
amb
= 0
°
C to +70
°
C or –40
°
C to +85
°
C, V
CC
= 5V
±
10%, V
SS
= 0V
16MHz CLOCK
VARIABLE CLOCK
SYMBOL
FIGURE
PARAMETER
MIN
MAX
MIN
MAX
UNIT
1/t
CLCL
Oscillator frequency
3.5
16
MHz
t
LHLL
9
ALE pulse width
85
2t
CLCL
–40
ns
t
AVLL
9
Address valid to ALE low
22
t
CLCL
–40
ns
t
LLAX
9
Address hold after ALE low
32
t
CLCL
–30
ns
t
LLIV
9
ALE low to valid instruction in
150
4t
CLCL
–100
ns
t
LLPL
9
ALE low to PSEN low
32
t
CLCL
–30
ns
t
PLPH
9
PSEN pulse width
142
3t
CLCL
–45
ns
t
PLIV
9
PSEN low to valid instruction in
82
3t
CLCL
–105
ns
t
PXIX
9
Input instruction hold after PSEN
0
0
ns
t
PXIZ
9
Input instruction float after PSEN
37
t
CLCL
–25
ns
t
AVIV
9
Address to valid instruction in
207
5t
CLCL
–105
ns
t
PLAZ
9
PSEN low to address float
10
10
ns
Data Memory
t
RLRH
10, 11
RD pulse width
275
6t
CLCL
–100
ns
t
WLWH
10, 11
WR pulse width
275
6t
CLCL
–100
ns
t
RLDV
10, 11
RD low to valid data in
147
5t
CLCL
–165
ns
t
RHDX
10, 11
Data hold after RD
0
0
ns
t
RHDZ
10, 11
Data float after RD
65
2t
CLCL
–60
ns
t
LLDV
10, 11
ALE low to valid data in
350
8t
CLCL
–150
ns
t
AVDV
10, 11
Address to valid data in
397
9t
CLCL
–165
ns
t
LLWL
10, 11
ALE low to RD or WR low
137
239
3t
CLCL
–50
3t
CLCL
+50
ns
t
AVWL
10, 11
Address valid to WR low or RD low
122
4t
CLCL
–130
ns
t
QVWX
10, 11
Data valid to WR transition
13
t
CLCL
–50
ns
t
WHQX
10, 11
Data hold after WR
13
t
CLCL
–50
ns
t
RLAZ
10, 11
RD low to address float
0
0
ns
t
WHLH
10, 11
RD or WR high to ALE high
23
103
t
CLCL
–40
t
CLCL
+40
ns
Shift Register
t
XLXL
12
Serial port clock cycle time
750
12t
CLCL
ns
t
QVXH
12
Output data setup to clock rising edge
492
10t
CLCL
–133
ns
t
XHQX
12
Output data hold after clock rising edge
8
2t
CLCL
–117
ns
t
XHDX
12
Input data hold after clock rising edge
0
0
ns
t
XHDV
12
Clock rising edge to input data valid
492
10t
CLCL
–133
ns
Port 6 input (input rise and fall times = 5ns)
t
FLFH
15
PE width
209
3t
CLCL
+20
ns
t
ILIH
15
IDS width
209
3t
CLCL
+20
ns
t
DVIH
15
Data setup to IDS high or PE high
0
0
ns
t
IHDZ
15
Data hold after IDS high or PE high
30
30
ns
t
IVFV
16
IDS to BFLAG (IBF) delay
130
130
ns
相關(guān)PDF資料
PDF描述
P87C453EFLKA CMOS single-chip 8-bit microcontrollers
P83C524GFA 8-BIT MICROCONTROLLER
P80C32EBN Microcontroller
P80C32EFN Microcontroller
P80C32IBN Microcontroller
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
P87C453EFL 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-Bit Microcontroller
P87C453EFLKA 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:CMOS single-chip 8-bit microcontrollers
P87C504GBA 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-Bit Microcontroller
P87C504GBB 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-Bit Microcontroller
P87C504GBFA 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-Bit Microcontroller