
Philips Semiconductors
Preliminary specification
80C453/83C453/87C453
CMOS single-chip 8-bit microcontrollers
1996 Aug 15
3-317
PX0
LSB
MSB
BIT
IP.7
IP.6
SYMBOL
—
POB
FUNCTION
Reserved.
Defines the Output Buffer Full interrupt (IOB) priority level. POB=1 programs it to the higher
priority level.
Defines the Input Buffer Full interrupt (IIB) priority level. PIB=1 programs it to the higher
priority level.
Defines the Serial Port interrupt priority level. PS=1 programs it to the higher priority level.
Defines the Timer 1 interrupt priority level. PT1=1 programs it to the higher priority level.
Defines the External Interrupt 1 priority level. PX1=1 programs it to the higher priority level.
Enables or disables the Timer 0 interrupt priority level. PT0=1 programs it to the higher prior-
ity level.
Defines the External Interrupt 0 priority level. PX0=1 programs it to the higher priority level.
IP.5
PIB
IP.4
IP.3
IP.2
IP.1
PS
PT1
PX1
PT0
IP.0
PX0
SU00564
PT0
PX1
PT1
PS
PIB
POB
—
Figure 3. 8XC453 Interrupt Priority (IP) Register
IDL
PCON (87H)
BIT
PCON.7
SYMBOL
SMOD1
FUNCTION
Double Baud rate bit. When set to a 1 and Timer 1 is used to generate baud rate, and the Serial Port
is used in modes 1, 2, or 3.
If set to 1, SCON.7 will be the Framing Error bit (FE). If PCON.6 is cleared, SCON.7 will be SM0.
Reserved.
Power Off Flag is set during power on of V
CC
. If then cleared by software, it can be used to determine
if a warm start has occurred.
General-purpose flag bit.
General-purpose flag bit.
Power-Down bit. Setting this bit activates power-down mode. It can only be set if input EW is high.
Idle mode bit. Setting this bit activates the idle mode.
PCON.6
PCON.5
PCON.4
SMOD0
—
POF
PCON.3
PCON.2
PCON.1
PCON.0
GF1
GF0
PD
IDL
If logic 1s are written to PD and IDL at the same time, PD takes precedence.
SU00565
PD
GF0
GF1
POF
—
SMOD2
SMOD1
0
1
2
3
4
5
6
7
Figure 4. Power Control Register (PCON)