26
PC7457/47 [Preliminary]
5345B–HIREL–02/04
L3 Bus AC Specifications
The PC7457 L3 interface supports three different types of SRAM: source-synchronous,
double data rate (DDR) MSUG2 SRAM, Late Write SRAMs, and pipeline burst (PB2)
SRAMs. Each requires a different protocol on the L3 interface and a different routing of
the L3 clock signals. The type of SRAM is programmed in L3CR[22:23] and the PC7457
then follows the appropriate protocol for that type. The designer must connect and route
the L3 signals appropriately for each type of SRAM. Following are some observations
about the L3 interface.
The routing for the point-to-point signals (L3_CLK[0:1], L3DATA[0:63], L3DP[0:7],
and L3_ECHO_CLK[0:3]) to a particular SRAM must be delay matched
For 1M byte of SRAM, use L3_ADDR[16:0] (L3_ADDR[0] is LSB)
For 2M bytes of SRAM, use L3_ADDR[17:0] (L3_ADDR[0] is LSB)
No pull-up resistors are required for the L3 interface
For high speed operations, L3 interface address and control signals should be a "T"
with minimal stubs to the two loads; data and clock signals should be point-to-point
to their single load. Figure 12 shows the AC test load for the L3 interface.
Figure 12.
AC Test Load for the L3 Interface
In general, if routing is short, delay-matched, and designed for incident wave reception
and minimal reflection, there is a high probability that the AC timing of the PC7457 L3
interface will meet the maximum frequency operation of appropriately chosen SRAMs.
This is despite the pessimistic, guard-banded AC specifications (see Table 12 on page
28, Table 13 on page 29, and Table 14 on page 32), the limitations of functional testers
described in Section “L3 Clock AC Specifications” on page 24 and the uncertainty of
clocks and signals which inevitably make worst-case critical path timing analysis
pessimistic.
More specifically, certain signals within groups should be delay-matched with others in
the same group while intergroup routing is less critical. Only the address and control sig-
nals are common to both SRAMs and additional timing margin is available for these
signals. The double-clocked data signals are grouped with individual clocks as shown in
Figure 13 on page 30 or Figure 15 on page 33, depending on the type of SRAM. For
example, for the MSUG2 DDR SRAM (see Figure 13); L3DATA[0:31], L3DP[0:3], and
L3_CLK[0] form a closely coupled group of outputs from the PC7457; while
L3DATA[0:15], L3DP[0:1], and L3_ECHO_CLK[0] form a closely coupled group of
inputs.
The PC7450 RISC Microprocessor Family User’s Manual refers to logical settings called
"sample points" used in the synchronization of reads from the receive FIFO. The compu-
tation of the correct value for this setting is system-dependent and is described in the
PC7450 RISC Microprocessor Family User’s Manual.
Three specifications are used in this calculation and are given in Table 11 on page 27. It
is essential that all three specifications are included in the calculations to determine the
sample points as incorrect settings can result in errors and unpredictable behavior. For
more information, see the PC7450 RISC Microprocessor Family User’s Manual.
Z0 = 50
RL = 50
OVDD/
2
Output