- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄367799 > PC745BVZFU350LD MICROPROCESSOR|32-BIT|CMOS|BGA|255PIN|PLASTIC PDF資料下載
參數(shù)資料
| 型號： | PC745BVZFU350LD |
| 英文描述： | MICROPROCESSOR|32-BIT|CMOS|BGA|255PIN|PLASTIC |
| 中文描述： | 微處理器| 32位|的CMOS | BGA封裝| 255PIN |塑料 |
| 文件頁數(shù)： | 31/48頁 |
| 文件大?。?/td> | 276K |
| 代理商： | PC745BVZFU350LD |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁當前第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁
PC755B/745B
31/48
4.2.4. L2 Bus Input AC Specifications
Table 14 provides the L2 bus interface AC timing specifications for the PC755B as defined in Figure 15 and Figure 16 for the loading
conditions described in Figure 17.
Table 14. L2 Bus Interface AC Timing Specifications
At Vdd=AVdd=2.0V 100mV; -55
Tj
+125
o
C, OVdd = 3.3V 165mV and OVdd = 1.8V 100mV and OVdd = 2.0V 100mV
Parameter
Symbol
300 MHz
350 MHz
400 MHz
Unit
Notes
Min
Max
Min
Max
Min
Max
L2SYNC_IN rise and fall time
tL2CR&
tL2CF
—
1.0
—
1.0
—
1.0
ns
1
Setup Times: Data and parity
tDVL2CH
1.5
—
1.5
—
1.4
—
ns
2
Input Hold Times: Data and parity
tDXL2CH
0.5
—
0.5
—
0.5
—
ns
2
Valid Times:
All outputs when L2CR[14-15] = 00
All outputs when L2CR[14-15] = 01
All outputs when L2CR[14-15] = 10
All outputs when L2CR[14-15] = 11
tL2CHOV
–
–
–
3.6
3.8
4.0
4.2
–
–
–
–
3.6
3.8
4.0
4.2
–
–
–
–
3.6
3.8
4.0
4.2
ns
3,4
Output Hold Times
All outputs when L2CR[14-15] = 00
All outputs when L2CR[14-15] = 01
All outputs when L2CR[14-15] = 10
All outputs when L2CR[14-15] = 11
tL2CHOX
0.5
0.7
0.9
1.1
–
–
–
–
0.5
0.7
0.9
1.1
–
–
–
–
0.5
0.7
0.9
1.1
–
–
–
–
ns
3
L2SYNC_IN to high impedance:
All outputs when L2CR[14-15] = 00
All outputs when L2CR[14-15] = 01
All outputs when L2CR[14-15] = 10
All outputs when L2CR[14-15] = 11
tL2CHOZ
–
–
–
–
3.5
4.0
4.2
4.5
–
–
–
–
3.5
4.0
4.2
4.5
–
–
–
–
3.5
4.0
4.2
4.5
ns
3,5
Notes:
1. Rise and fall times for the L2SYNC_IN input are measured from 20% to 80% of L2OVdd.
2. All input specifications are measured from the midpoint of the signal in question to the midpoint voltage of the rising edge of
the input L2SYNC_IN (see
Figure 15). Input timings are measured at the pins.
3. All output specifications are measured from the midpoint voltage of the rising edge of L2SYNC_IN to the midpoint of the signal
in question. The output timings are measured at the pins. All output timings assume a purely resistive 50 ohm load (See
Figure 16 ).
4. he outputs are valid for both single-ended and differential L2CLK modes. For pipelined registered synchronous burst RAMs,
L2CR[14–15] = 01 or 10 is recommended. For pipelined late-write synchronous burst SRAMs, L2CR[14–15] = 11 is recom-
mended.
5. Guaranteed by design and characterization.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| PC745BVZFU400LD | MICROPROCESSOR|32-BIT|CMOS|BGA|255PIN|PLASTIC |
| PC755BMZFU300LD | MICROPROCESSOR|32-BIT|CMOS|BGA|360PIN|PLASTIC |
| PC755BMZFU350LD | MICROPROCESSOR|32-BIT|CMOS|BGA|360PIN|PLASTIC |
| PC755BMZFU400LD | MICROPROCESSOR|32-BIT|CMOS|BGA|360PIN|PLASTIC |
| PC755BVZFU300LD | MICROPROCESSOR|32-BIT|CMOS|BGA|360PIN|PLASTIC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| PC745BVZFU400LD | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:MICROPROCESSOR|32-BIT|CMOS|BGA|255PIN|PLASTIC |
| PC74631-1 | 制造商: 功能描述: 制造商:undefined 功能描述: |
| PC74HC00D | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Quad 2-input NAND Gate |
| PC74HC04T | 制造商:NXP Semiconductors 功能描述: |
| PC74HC08N | 制造商:NXP Semiconductors 功能描述:74HC08N |
發(fā)布緊急采購，3分鐘左右您將得到回復。