參數(shù)資料
型號： PCA9505DGG,112
廠商： NXP Semiconductors
文件頁數(shù)： 7/34頁
文件大?。?/td> 0K
描述： IC I/O EXPANDER I2C 40B 56TSSOP
產(chǎn)品培訓(xùn)模塊： I²C Bus Fundamentals
特色產(chǎn)品： NXP - I2C Interface
標(biāo)準(zhǔn)包裝： 35
接口： I²C
輸入/輸出數(shù)： 40
中斷輸出： 是
頻率 - 時(shí)鐘： 400kHz
電源電壓： 2.3 V ~ 5.5 V
工作溫度： -40°C ~ 85°C
安裝類型： 表面貼裝
封裝/外殼： 56-TFSOP（0.240"，6.10mm 寬）
供應(yīng)商設(shè)備封裝： 56-TSSOP
包裝： 管件
包括： POR
產(chǎn)品目錄頁面： 824 (CN2011-ZH PDF)
其它名稱： 568-4244-5
935284486112
PCA9505DGG
PCA9505_9506
All information provided in this document is subject to legal disclaimers.
NXP B.V. 2010. All rights reserved.
Product data sheet
Rev. 4 — 3 August 2010
15 of 34
NXP Semiconductors
PCA9505/06
40-bit I2C-bus I/O port with RESET, OE and INT
8.3 Acknowledge
The number of data bytes transferred between the START and the STOP conditions from
transmitter to receiver is not limited. Each byte of eight bits is followed by one
acknowledge bit. The acknowledge bit is a HIGH level put on the bus by the transmitter,
whereas the master generates an extra acknowledge related clock pulse.
A slave receiver which is addressed must generate an acknowledge after the reception of
each byte. Also a master must generate an acknowledge after the reception of each byte
that has been clocked out of the slave transmitter. The device that acknowledges has to
pull down the SDA line during the acknowledge clock pulse, so that the SDA line is stable
LOW during the HIGH period of the acknowledge related clock pulse; set-up and hold
times must be taken into account.
A master receiver must signal an end of data to the transmitter by not generating an
acknowledge on the last byte that has been clocked out of the slave. In this event, the
transmitter must leave the data line HIGH to enable the master to generate a STOP
condition.
8.4 Bus transactions
Data is transmitted to the PCA9505/06 registers using Write Byte transfers (see Figure 11,
Figure 12, and Figure 13). Data is read from the PCA9505/06 registers using Read and
Receive Byte transfers (see Figure 14).
Fig 9.
System configuration
002aaa966
MASTER
TRANSMITTER/
RECEIVER
SLAVE
RECEIVER
SLAVE
TRANSMITTER/
RECEIVER
MASTER
TRANSMITTER
MASTER
TRANSMITTER/
RECEIVER
SDA
SCL
I2C-BUS
MULTIPLEXER
SLAVE
Fig 10. Acknowledgement on the I2C-bus
002aaa987
S
START
condition
9
8
2
1
clock pulse for
acknowledgement
not acknowledge
acknowledge
data output
by transmitter
data output
by receiver
SCL from master
相關(guān)PDF資料
PDF描述
ATTINY13-20MUR IC MCU AVR 1K FLASH 10MHZ 20MLF
5-530520-1 CONT.HIGH CURRENT L.P.
5-583875-6 TWIN LEAF CONTACT
ATTINY861A-SUR MCU AVR 8KB FLASH 20MHZ 20SOIC
5-66067-5 CONT AMP LEAF L/P 15 AU/100 SN
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
PCA9506 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:40-bit I2C-bus I/O port with RESET, OE and INT
PCA9506BS 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:40-bit I2C-bus I/O port with RESET, OE and INT
PCA9506BS,118 功能描述:接口-I/O擴(kuò)展器 I/O EXPANDER I2C RoHS:否 制造商:NXP Semiconductors 邏輯系列: 輸入/輸出端數(shù)量: 最大工作頻率:100 kHz 工作電源電壓:1.65 V to 5.5 V 工作溫度范圍:- 40 C to + 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:HVQFN-16 封裝:Reel
PCA9506BS,118-CUT TAPE 制造商:NXP 功能描述:PCA9506 Series 40-Bit I2C-Bus I/O Port with RESET OE and INT - HVQFN - 56
PCA9506DGG 功能描述:接口-I/O擴(kuò)展器 I/O EXPANDER I2C RoHS:否 制造商:NXP Semiconductors 邏輯系列: 輸入/輸出端數(shù)量: 最大工作頻率:100 kHz 工作電源電壓:1.65 V to 5.5 V 工作溫度范圍:- 40 C to + 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:HVQFN-16 封裝:Reel
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報(bào)價(jià)

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*