- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄367813 > PCD6001 (NXP Semiconductors N.V.) Digital telephone answering machine chip PDF資料下載
參數(shù)資料
| 型號(hào)： | PCD6001 |
| 廠商： | NXP Semiconductors N.V. |
| 英文描述： | Digital telephone answering machine chip |
| 中文描述： | 數(shù)字電話應(yīng)答機(jī)芯片 |
| 文件頁(yè)數(shù)： | 72/96頁(yè) |
| 文件大小： | 385K |
| 代理商： | PCD6001 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)當(dāng)前第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)
2001 Apr 17
72
Philips Semiconductors
Product specification
Digital telephone answering machine chip
PCD6001
16.1.3
G
ENERAL PURPOSE
DAC
The on-chip DAC is a single channel 8-bit converter. The control of this converter is done via the GPDAR register. The
value written in this register triggers the conversion which will be present at the output pin after the digital-to-analog
conversion cycle (<25
μ
s). The range from the digital-to-analog output is 0 to 2000 mV (V
REF
).
The conversion principle for both analog-to-digital and digital-to-analog conversion is shown in Fig.34.
16.1.3.1
General Purpose DAC Register (GPDAR)
Table 67
General Purpose DC A Register (SFR address C4H); reset state 80H
7
6
5
4
3
2
1
0
D/A.7
D/A.6
D/A.5
D/A.4
D/A.3
D/A.2
D/A.1
D/A.0
handbook, full pagewidth
MGM796
VACM
RDAC
VADC
AVS
AAD
SYMOD.4 (MIC supply bit)
VMIC
Vref
DAOUT
AD0IN
AD1IN
VREFR
DCA
GPADC
GPDAR
GPADR
GPADC
(channel
request bit)
VBGP
Fig.33 The architecture of the auxiliary DAC and ADC.
handbook, full pagewidth
MGM797
time
pin GPDAR
represents output
GPADC SFR
has been changed
by the microcontroller
GPADC SFR
has been changed
by the micro
HW resets request bit.
Conversion finished.
Result in GPADR SFR
conversion cycle (
<
30
μ
s)
analog-to-digital conversion
conversion cycle (
<
10
μ
s)
digital-to-analog conversion
Fig.34 Analog-to-digital and digital-to-analog conversion principle.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| PCD6001H | Digital telephone answering machine chip |
| PCD6001U | Digital telephone answering machine chip |
| PCD8582D-2P | 256 x 8-bit CMOS EEPROMS with I2C-bus interface |
| PCD8582D-2 | 256 x 8-bit CMOS EEPROMS with I2C-bus interface |
| PCD8582D-2T | 256 x 8-bit CMOS EEPROMS with I2C-bus interface |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| PCD6001H | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Digital telephone answering machine chip |
| PCD6001U | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Digital telephone answering machine chip |
| PCD6002H/2 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Solid-State Recorder |
| PCD6003 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Digital telephone answering machine chip |
| PCD6003H | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Digital telephone answering machine chip |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。