參數(shù)資料
型號(hào)： PCF8562
廠商： NXP Semiconductors N.V.
英文描述： Universal LCD driver for low multiplex rates
中文描述： 通用LCD驅(qū)動(dòng)器的低復(fù)用率
文件頁(yè)數(shù)： 19/36頁(yè)
文件大小： 928K
代理商： PCF8562
November 22, 2004
19
Philips Semiconductors
Preliminary specification
Universal LCD driver
for low multiplex rates
PCF8562
7
CHARACTERISTICS OF THE I
2
C-BUS
The I
2
C-bus is for bidirectional, two-line communication between different ICs or modules. The two lines are a serial data
line (SDA) and a serial clock line (SCL). Both lines must be connected to a positive supply via a pull-up resistor when
connected to the output stages of a device. Data transfer may be initiated only when the bus is not busy.
In chip-on-glass applications where the track resistance from the SDA pad to the system SDA line can be significant, a
potential divider is generated by the bus pull-up resistor and the Indium Tin Oxide (ITO) track resistance. It is therefore
necessary to minimize the track resistance from the SDA pad to the system SDA line to guarantee a valid LOW-level
during the acknowledge cycle.
7.1
Bit transfer
One data bit is transferred during each clock pulse. The data on the SDA line must remain stable during the HIGH period
of the clock pulse as changes in the data line at this time will be interpreted as a control signal (see Fig.12).
7.2
Start and stop conditions
Both data and clock lines remain HIGH when the bus is not busy. A HIGH-to-LOW transition of the data line while the
clock is HIGH is defined as the START condition (S). A LOW-to-HIGH transition of the data line while the clock is HIGH
is defined as the STOP condition (P), (see Fig.13).
7.3
System configuration
A device generating a message is a ‘transmitter’, a device receiving a message is the ‘receiver’. The device that controls
the message is the ‘master’ and the devices which are controlled by the master are the ‘slaves’, (see Fig.14).
7.4
Acknowledge
The number of data bytes that can be transferred from transmitter to receiver between the START and STOP conditions
is unlimited. Each byte of eight bits is followed by an acknowledge bit. The acknowledge bit is a HIGH-level signal on the
bus that is asserted by the transmitter during which time the master generates an extra acknowledge related clock pulse.
An addressed slave receiver must generate an acknowledge after receiving each byte. Also a master receiver must
generate an acknowledge after receiving each byte that has been clocked out of the slave transmitter. The
acknowledging device must pull-down the SDA line during the acknowledge clock pulse so that the SDA line is stable
LOW during the HIGH period of the acknowledge related clock pulse (set-up and hold times must be taken into
consideration). A master receiver must signal an end of data to the transmitter by not generating an acknowledge on the
last byte that has been clocked out of the slave. In this event the transmitter must leave the data line HIGH to enable the
master to generate a STOP condition (see Fig.15).
7.5
PCF8562 I
2
C-bus controller
The PCF8562 acts as an I
2
C-bus slave receiver. It does not initiate I
2
C-bus transfers or transmit data to an I
2
C-bus
master receiver. The only data output from the PCF8562 are the acknowledge signals of the selected devices. Device
selection depends on the I
2
C-bus slave address, on the transferred command data and on the hardware subaddress.
7.6
Input filters
To enhance noise immunity in electrically adverse environments, RC low-pass filters are provided on the SDA and SCL
lines.
7.7
I
2
C-bus protocol
Two I
2
C-bus slave addresses (01110000 and 01110010) are reserved for the PCF8562. The least significant bit of the
slave address that a PCF8562 will respond to is defined by the level tied to its SA0 input. The PCF8562 is a write-only
device and will not respond to a read access.
相關(guān)PDF資料
PDF描述
PCF8832 STN RGB - 384 output column driver
PCF8890 240 + 1 outputs TFT LCD gate driver
PCF93C110 32-Bit Microcontroller
PCB93C110 32-Bit Microcontroller
PCG3N60C3W TRANSISTOR | IGBT | N-CHAN | 600V V(BR)CES | CHIP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
PCF8562_09 制造商:PHILIPS 制造商全稱(chēng):NXP Semiconductors 功能描述:Universal LCD driver for low multiplex rates
PCF8562_11 制造商:PHILIPS 制造商全稱(chēng):NXP Semiconductors 功能描述:Universal LCD driver for low multiplex rates
PCF8562DTT/2,518 制造商:NXP Semiconductors 功能描述:Tape & Reel
PCF8562TT/2 制造商:NXP Semiconductors 功能描述:
PCF8562TT/2,118 功能描述:LCD 驅(qū)動(dòng)器 LCD DRIVER 32/128SEG RoHS:否 制造商:Maxim Integrated 數(shù)位數(shù)量:4.5 片段數(shù)量:30 最大時(shí)鐘頻率:19 KHz 工作電源電壓:3 V to 3.6 V 最大工作溫度:+ 85 C 最小工作溫度:- 20 C 封裝 / 箱體:PDIP-40 封裝:Tube
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*