參數(shù)資料
型號(hào)： PCM1602APTRG4
廠商： Texas Instruments
文件頁(yè)數(shù)： 18/46頁(yè)
文件大?。?/td> 0K
描述： IC DAC 24BIT 6CH 192KHZ 48-LQFP
產(chǎn)品培訓(xùn)模塊： Data Converter Basics
標(biāo)準(zhǔn)包裝： 1,000
位數(shù)： 24
數(shù)據(jù)接口： 串行
轉(zhuǎn)換器數(shù)目： 6
電壓電源： 模擬和數(shù)字
功率耗散（最大）： 240mW
工作溫度： -25°C ~ 85°C
安裝類型： 表面貼裝
封裝/外殼： 48-LQFP
供應(yīng)商設(shè)備封裝： 48-LQFP（7x7）
包裝： 帶卷 (TR)
輸出數(shù)目和類型： 6 電壓，單極
采樣率（每秒）： 192k
配用： DEM-DAI1602-ND - EVAL FIXTURE FOR PCM1602
www.ti.com
SLES146A – AUGUST 2005 – REVISED OCTOBER 2010
B15
B14
B13
B12
B11
B10
B9
B8
B7
B6
B5
B4
B3
B2
B1
B0
REGISTER 9
R/W
IDX6
IDX5
IDX4
IDX3
IDX2
IDX1
IDX0
RSV
FLT
CLKD
CLKE
FMT2
FMT1
FMT0
R/W – Read/Write Mode Select
When R/W = 0, a write operation is performed.
When R/W = 1, a read operation is performed.
Default value: 0
FLT – Digital Filter Rolloff Control
This bit is read/write.
Default value: 0
FLT = 0
Sharp rolloff (default)
FLT = 1
Slow rolloff
The FLT bit allows users to select the digital filter rolloff that is best suited to their application. Two filter rolloff
selections are available: sharp or slow. The filter responses for these selections are shown in the Typical
Performance Curves section of this data sheet.
CLKD – SCKO Frequency Selection
This bit is read/write.
Default value: 0
CLKD = 0
Full-rate, fSCKO = fSCKI (default)
CLKD = 1
Half-rate, fSCKO = fSCKI/2
The CLKD bit is used to determine the clock frequency at the system clock output pin, SCKO.
CLKE – SCKO Output Enable
This bit is read/write.
Default value: 0
CLKE = 0
SCKO enabled (default)
CLKE = 1
SCKO disabled
The CLKE bit is used to enable or disable the system clock output pin, SCKO. When SCKO is enabled, it outputs
either a full- or half-rate clock, based on the setting of the CLKD bit. When SCKO is disabled, it is set to a LOW
level.
FMT[2:0] – Audio Interface Data Format
These bits are read/write.
Default value: 000b
FMT[2:0]
Audio Data Format Selection
000
24-bit standard format, right-justified data (default)
001
20-bit standard format, right-justified data
010
18-bit standard format, right-justified data
011
16-bit standard format, right-justified data
100
I2S format, 16- to 24-bit
101
Left-justified format, 16- to 24-bit
110
Reserved
111
Reserved
The FMT[2:0] bits are used to select the data format for the serial audio interface.
Copyright 2005–2010, Texas Instruments Incorporated
25
Product Folder Link(s): PCM1602A
相關(guān)PDF資料
PDF描述
VE-25Z-MU-F2 CONVERTER MOD DC/DC 2V 80W
MS27497T24F35SLC CONN HSG RCPT 128POS WALL MT SKT
D38999/20WD97SBLC CONN HSG RCPT 12POS WALL MT SCKT
IDT2308A-4DCI IC CLOCK MULT ZD STD DRV 16-SOIC
MS27484T20B39PLC CONN HSG PLUG 39POS STRGHT PINS
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
PCM1602AR 制造商:未知廠家 制造商全稱:未知廠家 功能描述:SPECIFICATIONS FOR LCD MODULE
PCM1602AR-B-N12NRDW-SP 制造商:未知廠家 制造商全稱:未知廠家 功能描述:SPECIFICATIONS FOR LCD MODULE
PCM1602AR-B-N12NRDY-SP 制造商:未知廠家 制造商全稱:未知廠家 功能描述:SPECIFICATIONS FOR LCD MODULE
PCM1602AR-B-N12NRSW-SP 制造商:未知廠家 制造商全稱:未知廠家 功能描述:SPECIFICATIONS FOR LCD MODULE
PCM1602AR-B-N12NRSY-SP 制造商:未知廠家 制造商全稱:未知廠家 功能描述:SPECIFICATIONS FOR LCD MODULE
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*