參數(shù)資料
型號: PCM1602APTRG4
廠商: Texas Instruments
文件頁數(shù): 32/46頁
文件大?。?/td> 0K
描述: IC DAC 24BIT 6CH 192KHZ 48-LQFP
產(chǎn)品培訓(xùn)模塊: Data Converter Basics
標(biāo)準(zhǔn)包裝: 1,000
位數(shù): 24
數(shù)據(jù)接口: 串行
轉(zhuǎn)換器數(shù)目: 6
電壓電源: 模擬和數(shù)字
功率耗散(最大): 240mW
工作溫度: -25°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 48-LQFP
供應(yīng)商設(shè)備封裝: 48-LQFP(7x7)
包裝: 帶卷 (TR)
輸出數(shù)目和類型: 6 電壓,單極
采樣率(每秒): 192k
配用: DEM-DAI1602-ND - EVAL FIXTURE FOR PCM1602
S/PDIF
Receiver
Evaluation Board
DEM-DAI1602A
PCM1602A
2nd-Order
Low-Pass
Filter
Notch Filter
Band Limit
Analyzer
and
Display
Digital
Generator
S/PDIF
Output
100% Full-Scale
24-Bit, 1-kHz
Sine Wave
rms Mode
HPF = 22 Hz(1)
LPF = 30 kHz(1)
Option = 20-kHz Apogee Filter(2)
fC = 1 kHz
f–3 dB = 54 kHz
B0062-04
SLES146A – AUGUST 2005 – REVISED OCTOBER 2010
www.ti.com
KEY PERFORMANCE PARAMETERS AND MEASUREMENT
This section provides information on how to measure key dynamic performance parameters for the PCM1602A.
In all cases, a System Two Cascade audio measurement system by Audio Precision or equivalent is used to
perform the testing.
TOTAL HARMONIC DISTORTION + NOISE
Total harmonic distortion + noise (THD+N) is a significant figure of merit for audio DACs, because it takes into
account both harmonic distortion and all noise sources within a specified measurement bandwidth. The true RMS
value of the distortion and noise is referred to as THD+N. The test setup for THD+N measurements is shown in
(1)
There is little difference in measured THD+N when using the various settings for these filters.
(2)
Required for THD+N test
Figure 39. Test Setup for THD+N Measurements
For the PCM1602A DACs, THD+N is measured with a full-scale, 1-kHz digital sine wave as the test stimulus at
the input of the DAC. The digital generator is set to a 24-bit audio word length and a sampling frequency of 44.1
kHz or 96 kHz. The digital generator output is taken from the unbalanced S/PDIF connector of the measurement
system. The S/PDIF data is transmitted via coaxial cable to the digital audio receiver on the DEM-DAI1602
demonstration board. The receiver is then configured to output 24-bit data in either I2S or left-justified data
format. The DAC audio interface format is programmed to match the receiver output format. The analog output is
then taken from the DAC post filter and connected to the analog analyzer input of the measurement system. The
analog input is band-limited, using filters resident in the analyzer. The resulting THD+N is measured by the
analyzer and displayed by the measurement system.
38
Copyright 2005–2010, Texas Instruments Incorporated
Product Folder Link(s): PCM1602A
相關(guān)PDF資料
PDF描述
VE-25Z-MU-F2 CONVERTER MOD DC/DC 2V 80W
MS27497T24F35SLC CONN HSG RCPT 128POS WALL MT SKT
D38999/20WD97SBLC CONN HSG RCPT 12POS WALL MT SCKT
IDT2308A-4DCI IC CLOCK MULT ZD STD DRV 16-SOIC
MS27484T20B39PLC CONN HSG PLUG 39POS STRGHT PINS
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
PCM1602AR 制造商:未知廠家 制造商全稱:未知廠家 功能描述:SPECIFICATIONS FOR LCD MODULE
PCM1602AR-B-N12NRDW-SP 制造商:未知廠家 制造商全稱:未知廠家 功能描述:SPECIFICATIONS FOR LCD MODULE
PCM1602AR-B-N12NRDY-SP 制造商:未知廠家 制造商全稱:未知廠家 功能描述:SPECIFICATIONS FOR LCD MODULE
PCM1602AR-B-N12NRSW-SP 制造商:未知廠家 制造商全稱:未知廠家 功能描述:SPECIFICATIONS FOR LCD MODULE
PCM1602AR-B-N12NRSY-SP 制造商:未知廠家 制造商全稱:未知廠家 功能描述:SPECIFICATIONS FOR LCD MODULE