- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄369952 > PCM3002EG 16/20-BIT SINGLE-ENDED ANALOG INPUT/OUTPUT STEREO AUDIO CODECS PDF資料下載
參數(shù)資料
| 型號： | PCM3002EG |
| 元件分類： | Codec |
| 英文描述： | 16/20-BIT SINGLE-ENDED ANALOG INPUT/OUTPUT STEREO AUDIO CODECS |
| 中文描述： | 16/20-BIT單端模擬輸入/輸出立體聲編解碼器 |
| 文件頁數(shù)： | 24/39頁 |
| 文件大?。?/td> | 515K |
| 代理商： | PCM3002EG |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁當(dāng)前第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁
www.ti.com
T0019-02
Reset
Ready/Operation
Internal Reset
or Power Down
DAC V
OUT
t
(DACDLY1)
(16384/f
S
)
Reset Removal or Power Down Off
Power Down
ADC DOUT
Zero Data
Normal Data
(1)
V
COM
(0.5 V
CC
)
t
(ADCDLY1)
(18432/f
S
)
Zero Data
GND
EXTERNAL RESET
t
(RST)
Reset Removal
1024 System Clock Periods
RST
or
PDAD and PDDA
Internal Reset
System Clock
t
(RST)
= 40 ns (min)
Reset
T0015-02
RST Pulse Duration
SYNCHRONIZATION WITH THE DIGITAL AUDIO SYSTEM
PCM3002
PCM3003
SBAS079A–OCTOBER 2000–REVISED OCTOBER 2004
(1)
The HPF transient response (exponentially attenuated signal from
±
0.2% dc of FSR with 200-ms time constant)
appears initially.
Figure 46. DAC Output and ADC Output for Reset and Power Down
The PCM3002 includes a reset input, RST (pin 7), while the PCM3003 uses both PDAD (pin 7) and PDDA
(pin 8) for external reset control. As shown in Figure 47, the external reset signal must drive RST or PDAD and
PDDA low for a minimum of 40 nanoseconds while SYSCLK is active in order to initiate the reset sequence.
Initialization starts on the rising edge of RST or PDAD and PDDA, and requires 1024 SYSCLK cycles for
completion. Figure 46 shows the state of the DAC and ADC outputs during and after the reset sequence.
Figure 47. External Forced-Reset Timing
The PCM3002/3003 operates with LRCIN synchronized to the system clock. The PCM3002/3003 does not
require any specific phase relationship between LRCIN and the system clock, but there must be synchronization
of LRCIN and the system clock. If the synchronization between the system clock and LRCIN changes more than
6 bit clocks (BCKIN) during one sample (LRCIN) period because of phase jitter on LRCIN, internal operation of
the DAC stops within 1/f
S
, and the analog output is forced to bipolar zero (0.5 V
CC
) until the system clock is
resynchronized to LRCIN followed by t
delay time. Internal operation of the ADC also stops within 1/f
,
and the digital output codes are set to bipolar zero until resynchronization occurs followed by t
(ADCDLY2)
delay
time. If LRCIN is synchronized within 5 or fewer bit clocks to the system clock, operation is normal. Figure 48
illustrates the effects on the output when synchronization is lost. Before the outputs are forced to bipolar zero
(<1/f
S
seconds), the outputs are not defined and some noise may occur. During the transitions between normal
data and undefined states, the output has discontinuities, which cause output noise.
24
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| PCM3002EG4 | 16/20-BIT SINGLE-ENDED ANALOG INPUT/OUTPUT STEREO AUDIO CODECS |
| PCM3002EGE6 | 16/20-BIT SINGLE-ENDED ANALOG INPUT/OUTPUT STEREO AUDIO CODECS |
| PCM3003EG4 | 16/20-BIT SINGLE-ENDED ANALOG INPUT/OUTPUT STEREO AUDIO CODECS |
| PCM3060 | 24-BIT, 96/192-kHz ASYNCHRONOUS STEREO AUDIO CODEC |
| PCM3060PW | 24-BIT, 96/192-kHz ASYNCHRONOUS STEREO AUDIO CODEC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| PCM3002EG/2K | 功能描述:接口—CODEC 16/20-Bit Sngl-end Anlg I/O Ster Codec RoHS:否 制造商:Texas Instruments 類型: 分辨率: 轉(zhuǎn)換速率:48 kSPs 接口類型:I2C ADC 數(shù)量:2 DAC 數(shù)量:4 工作電源電壓:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:DSBGA-81 封裝:Reel |
| PCM3002EG/2KE6 | 功能描述:接口—CODEC 16/20-Bit Sngl-end Anlg I/O Ster Codec RoHS:否 制造商:Texas Instruments 類型: 分辨率: 轉(zhuǎn)換速率:48 kSPs 接口類型:I2C ADC 數(shù)量:2 DAC 數(shù)量:4 工作電源電壓:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:DSBGA-81 封裝:Reel |
| PCM3002EG4 | 功能描述:接口—CODEC 16/20-Bit Sngl-end Anlg I/O Ster Codec RoHS:否 制造商:Texas Instruments 類型: 分辨率: 轉(zhuǎn)換速率:48 kSPs 接口類型:I2C ADC 數(shù)量:2 DAC 數(shù)量:4 工作電源電壓:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:DSBGA-81 封裝:Reel |
| PCM3002EGE6 | 功能描述:接口—CODEC 16/20-Bit Sngl-end Anlg I/O Ster Codec RoHS:否 制造商:Texas Instruments 類型: 分辨率: 轉(zhuǎn)換速率:48 kSPs 接口類型:I2C ADC 數(shù)量:2 DAC 數(shù)量:4 工作電源電壓:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:DSBGA-81 封裝:Reel |
| PCM3003 | 制造商:BB 制造商全稱:BB 功能描述:16-/20-Bit Single-Ended Analog Input/Output STEREO AUDIO CODECs |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。