- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄367901 > PEF2466-H A-Law/u-Law CODEC PDF資料下載
參數(shù)資料
| 型號(hào)： | PEF2466-H |
| 元件分類(lèi)： | Codec |
| 英文描述： | A-Law/u-Law CODEC |
| 中文描述： | A-Law/u-Law編解碼器 |
| 文件頁(yè)數(shù)： | 45/73頁(yè) |
| 文件大小： | 1618K |
| 代理商： | PEF2466-H |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)當(dāng)前第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)
PEB 2466
PEF 2466
Interface Description
Hardware Reference Manual
36
2001-02-20
5.4.1
Serial Microcontroller Interface Pins
Table 26
Serial Microcontroller Interface: Pins and Functions
5.4.2
Write Access
Following a falling edge of CS#, the first eight bits received on DIN specify the type of
command. The data bytes following a write command are stored in the selected
configuration registers or the selected part of the Coefficient RAM. The number of data
bytes depends on the type of command. After every command CS# must be set to
’
1
’
.
.
Figure 21
Example for a Two-Byte Write Access
5.4.3
If the first eight bits received via DIN represent a read command, the SICOFI
4-μC will
initiate its response via DOUT. An identification byte (81
H
) is followed by the requested
number of data bytes (contents of configuration registers or contents of the CRAM).
During execution of a read command, the device will ignore data on DIN. After every
command CS# must be set to
’
1
’
.
Read Access
Symbol
CS#
DCLK
DIN
DOUT
Pin
17
18
19
20
Function
Chip Select, enable to read or write data, active low.
Data Clock, shifts data from or to device; max. clock rate is 8192 kHz.
Control Data Input; sampled with rising edge of DCLK.
Control Data Output; bits are shifted with the falling edge of DCLK;
DOUT is in high impedance state when no data is transmitted from
the SICOFI
4-μC.
7 6 5 4 3 2 1 0
0
1
2
3
4
5
6
7
0
1
2
3
4
5
6
7
DIN
DOUT
DCLK
CS#
Write Command
Data Byte 1
Data Byte 2
High 'Z'
2466_222
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| PEF24901 | ISDN LINE INTERFACE|BASIC|CMOS|QFP|64PIN|PLASTIC |
| PEF24901H | ?Quad ISDN Echocancellation Circuit Digital Front-End for 4B3T Line Code? |
| PEF24902 | ISDN Line Interface |
| PEF24902H | ?Quad ISDN Echocancellation Circuit Analog Front End - 2B1Q/4B3T Code? |
| PEF24911 | ISDN Line Interface |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| PEF2466H V2.2 | 制造商:Lantiq 功能描述:Codec and Filter 64-Pin MQFP |
| PEF2466HV2.2 | 功能描述:接口—CODEC POTS RoHS:否 制造商:Texas Instruments 類(lèi)型: 分辨率: 轉(zhuǎn)換速率:48 kSPs 接口類(lèi)型:I2C ADC 數(shù)量:2 DAC 數(shù)量:4 工作電源電壓:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:DSBGA-81 封裝:Reel |
| PEF2466HV2.2/TR | 制造商:Rochester Electronics LLC 功能描述:- Tape and Reel |
| PEF24901 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:ISDN LINE INTERFACE|BASIC|CMOS|QFP|64PIN|PLASTIC |
| PEF24901H | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:?Quad ISDN Echocancellation Circuit Digital Front-End for 4B3T Line Code? |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。