參數(shù)資料
型號(hào): PI7C8150BMAIE
廠商: Pericom
文件頁(yè)數(shù): 18/109頁(yè)
文件大?。?/td> 0K
描述: IC PCI-PCI BRIDGE ASYNC 208-FQFP
標(biāo)準(zhǔn)包裝: 24
系列: *
應(yīng)用: *
接口: *
電源電壓: *
封裝/外殼: 208-BFQFP
供應(yīng)商設(shè)備封裝: 208-FQFP(28x28)
包裝: 管件
安裝類型: 表面貼裝
PI7C8150B
ASYNCHRONOUS 2-PORT PCI-TO-PCI BRIDGE
ADVANCE INFORMATION
Page 16 of 109
April 2009 – Revision 1.08
Name
Pin #
Type
Description
S_CLKIN
21
H3
I
Secondary Clock Input: Provides timing for all
transactions on the secondary interface.
S_CLKOUT[9:0]
42, 41, 39, 38, 36,
35, 33, 32, 30, 29
M3, M2, N1,
L4, L3, M1, L2,
L1, K3, K2
O
Secondary Clock Output: Provides secondary clocks
phase synchronous with the P_CLK in synchronous
mode.
When these clocks are used, one of the clock outputs
must be fed back to S_CLKIN. Unused outputs may be
disabled by:
1. Writing the secondary clock disable bits in the
configuration space
2. Using the serial disable mask using the GPIO pins and
MSK_IN
3. Terminating them electrically.
In asynchronous mode, S_CLKOUT[5:0] are derived
from MSK_IN / ASYNC_CLKIN (please see CFG66 /
SCAN_EN_H / CLK_RATE pin description).
2.2.4
MISCELLANEOUS SIGNALS
Name
Pin #
Type
Description
MSK_IN /
ASYNC_CLKIN
126
K15
I
This is a multiplexed pin that is MSK_IN in
synchronous mode and ASYNC_CLK_IN in
asynchronous mode. This pin has a weak internal pull-
down resistor.
MSK_IN - Secondary Clock Disable Serial Input
(synchronous mode): This pin is used by PI7C8150B to
disable secondary clock outputs. The serial stream is
received by MSK_IN, starting when P_RESET is
detected deasserted and S_RESET_L is detected as
being asserted. The serial data is used for selectively
disabling secondary clock outputs and is shifted into the
secondary clock control configuration register. This pin
can be tied LOW to enable all secondary clock outputs
or tied HIGH to drive all the secondary clock outputs
HIGH.
ASYNC_CLKIN – Secondary Clock Input
(asynchronous mode): The asynchronous clock for the
secondary interface should be connected to this pin in
asynchronous mode. S_CLKOUT[9:0] will be derived
from ASYNC_CLKIN.
P_VIO
124
K14
I
Primary I/O Voltage: This pin is used to determine
either 3.3V or 5V signaling on the primary bus. P_VIO
must be tied to 3.3V only when all devices on the
primary bus use 3.3V signaling. Otherwise, P_VIO is
tied to 5V.
S_VIO
135
G14
I
Secondary I/O Voltage: This pin is used to determine
either 3.3V or 5V signaling on the secondary bus.
S_VIO must be tied to 3.3V only when all devices on
the secondary bus use 3.3V signaling. Otherwise, S_VIO
is tied to 5V.
BPCCE
44
N2
I
Bus/Power Clock Control Management Pin: When
this pin is tied HIGH and the PI7C8150B is placed in the
D3HOT power state, it enables the PI7C8150B to place
the secondary bus in the B2 power state. The secondary
clocks are disabled and driven to 0. When this pin is tied
LOW, there is no effect on the secondary bus clocks
when the PI7C8150B enters the D3HOT power state.
相關(guān)PDF資料
PDF描述
VE-B7J-IX-F4 CONVERTER MOD DC/DC 36V 75W
AT89LP51-20JU MCU 8051 4K FLASH 20MHZ
ADUC824BSZ IC MCU 8K FLASH ADC/DAC 52MQFP
31-321 BNC CONN CRIMP RG-59
AT91SAM9XE128-QU MCU ARM9 128K FLASH 208-PQFP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
PI7C8150BMAIE-33 功能描述:外圍驅(qū)動(dòng)器與原件 - PCI 2 Port 32B PCI Bridge RoHS:否 制造商:PLX Technology 工作電源電壓: 最大工作溫度: 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FCBGA-1156 封裝:Tray
PI7C8150BND 功能描述:外圍驅(qū)動(dòng)器與原件 - PCI 2-Port 32-Bit PCI Bridge RoHS:否 制造商:PLX Technology 工作電源電壓: 最大工作溫度: 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FCBGA-1156 封裝:Tray
PI7C8150BND-33 制造商:PERICOM 制造商全稱:Pericom Semiconductor Corporation 功能描述:ASYNCHRONOUS 2-PORT PCI-TO-PCI BRIDGE
PI7C8150BNDE 功能描述:外圍驅(qū)動(dòng)器與原件 - PCI 32-Bit PCI Bridge 2 Port RoHS:否 制造商:PLX Technology 工作電源電壓: 最大工作溫度: 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FCBGA-1156 封裝:Tray
PI7C8150BNDI 功能描述:外圍驅(qū)動(dòng)器與原件 - PCI 2-Port 32-Bit PCI Bridge RoHS:否 制造商:PLX Technology 工作電源電壓: 最大工作溫度: 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FCBGA-1156 封裝:Tray