- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄11720 > PI7C8150BMAIE (Pericom)IC PCI-PCI BRIDGE ASYNC 208-FQFP PDF資料下載
參數(shù)資料
| 型號： | PI7C8150BMAIE |
| 廠商： | Pericom |
| 文件頁數(shù)： | 28/109頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC PCI-PCI BRIDGE ASYNC 208-FQFP |
| 標(biāo)準(zhǔn)包裝： | 24 |
| 系列： | * |
| 應(yīng)用： | * |
| 接口： | * |
| 電源電壓： | * |
| 封裝/外殼： | 208-BFQFP |
| 供應(yīng)商設(shè)備封裝： | 208-FQFP（28x28） |
| 包裝： | 管件 |
| 安裝類型： | 表面貼裝 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁當(dāng)前第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁
PI7C8150B
ASYNCHRONOUS 2-PORT PCI-TO-PCI BRIDGE
ADVANCE INFORMATION
Page 25 of 109
April 2009 – Revision 1.08
Section 3.8.3.2 provides detailed information about how PI7C8150B responds to target
termination during posted write transactions.
3.5.2
MEMORY WRITE AND INVALIDATE
Posted write forwarding is used for Memory Write and Invalidate transactions.
If offset 74h bits [8:7] = 11, the PI7C8150B disconnects Memory Write and Invalidate
commands at aligned cache line boundaries. The cache line size value in the cache line size
register gives the number of DWORD in a cache line.
If offset 74h bits [8:7] = 00, the PI7C8150b converts Memory Write and Invalidate
transactions to Memory Write transactions at the destination.
If the value in the cache line size register does meet the memory write and invalidate
conditions, the PI7C8150B returns a target disconnect to the initiator on a cache line
boundary.
3.5.3
DELAYED WRITE TRANSACTIONS
Delayed write forwarding is used for I/O write transactions and Type 1 configuration write
transactions.
A delayed write transaction guarantees that the actual target response is returned back to
the initiator without holding the initiating bus in wait states. A delayed write transaction is
limited to a single DWORD data transfer.
When a write transaction is first detected on the initiator bus, and PI7C8150B forwards it
as a delayed transaction, PI7C8150B claims the access by asserting DEVSEL_L and
returns a target retry to the initiator. During the address phase, PI7C8150B samples the bus
command, address, and address parity one cycle later. After IRDY_L is asserted,
PI7C8150B also samples the first data DWORD, byte enable bits, and data parity. This
information is placed into the delayed transaction queue. The transaction is queued only if
no other existing delayed transactions have the same address and command, and if the
delayed transaction queue is not full. When the delayed write transaction moves to the head
of the delayed transaction queue and all ordering constraints with posted data are satisfied.
The PI7C8150B initiates the transaction on the target bus. PI7C8150B transfers the write
data to the target. If PI7C8150B receives a target retry in response to the write transaction
on the target bus, it continues to repeat the write transaction until the data transfer is
completed, or until an error condition is encountered.
If PI7C8150B is unable to deliver write data after 2
24 (default) or 232 (maximum) attempts,
PI7C8150B will report a system error. PI7C8150B also asserts P_SERR_L if the primary
SERR_L enable bit is set in the command register. See Section 6.4 for information on the
assertion of P_SERR_L. When the initiator repeats the same write transaction (same
command, address, byte enable bits, and data), and the completed delayed transaction is at
the head of the queue, the PI7C8150B claims the access by asserting DEVSEL_L and
returns TRDY_L to the initiator, to indicate that the write data was transferred. If the
initiator requests multiple DWORD, PI7C8150B also asserts STOP_L in conjunction with
TRDY_L to signal a target disconnect. Note that only those bytes of write data with valid
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| VE-B7J-IX-F4 | CONVERTER MOD DC/DC 36V 75W |
| AT89LP51-20JU | MCU 8051 4K FLASH 20MHZ |
| ADUC824BSZ | IC MCU 8K FLASH ADC/DAC 52MQFP |
| 31-321 | BNC CONN CRIMP RG-59 |
| AT91SAM9XE128-QU | MCU ARM9 128K FLASH 208-PQFP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| PI7C8150BMAIE-33 | 功能描述:外圍驅(qū)動(dòng)器與原件 - PCI 2 Port 32B PCI Bridge RoHS:否 制造商:PLX Technology 工作電源電壓: 最大工作溫度: 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FCBGA-1156 封裝:Tray |
| PI7C8150BND | 功能描述:外圍驅(qū)動(dòng)器與原件 - PCI 2-Port 32-Bit PCI Bridge RoHS:否 制造商:PLX Technology 工作電源電壓: 最大工作溫度: 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FCBGA-1156 封裝:Tray |
| PI7C8150BND-33 | 制造商:PERICOM 制造商全稱:Pericom Semiconductor Corporation 功能描述:ASYNCHRONOUS 2-PORT PCI-TO-PCI BRIDGE |
| PI7C8150BNDE | 功能描述:外圍驅(qū)動(dòng)器與原件 - PCI 32-Bit PCI Bridge 2 Port RoHS:否 制造商:PLX Technology 工作電源電壓: 最大工作溫度: 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FCBGA-1156 封裝:Tray |
| PI7C8150BNDI | 功能描述:外圍驅(qū)動(dòng)器與原件 - PCI 2-Port 32-Bit PCI Bridge RoHS:否 制造商:PLX Technology 工作電源電壓: 最大工作溫度: 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FCBGA-1156 封裝:Tray |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。