參數(shù)資料
型號(hào): PIC12CE518-04I/SN
廠商: Microchip Technology
文件頁(yè)數(shù): 18/113頁(yè)
文件大?。?/td> 0K
描述: IC MCU OTP 512X12 W/EE 8SOIC
產(chǎn)品培訓(xùn)模塊: Asynchronous Stimulus
標(biāo)準(zhǔn)包裝: 100
系列: PIC® 12C
核心處理器: PIC
芯體尺寸: 8-位
速度: 4MHz
外圍設(shè)備: POR,WDT
輸入/輸出數(shù): 5
程序存儲(chǔ)器容量: 768B(512 x 12)
程序存儲(chǔ)器類(lèi)型: OTP
EEPROM 大?。?/td> 16 x 8
RAM 容量: 25 x 8
電壓 - 電源 (Vcc/Vdd): 3 V ~ 5.5 V
振蕩器型: 內(nèi)部
工作溫度: -40°C ~ 85°C
封裝/外殼: 8-SOIC(0.154",3.90mm 寬)
包裝: 管件
配用: 309-1046-ND - ADAPTER 8-SOIC TO 8-DIP
309-1045-ND - ADAPTER 8-SOIC TO 8-DIP
PIC12C5XX
DS40139E-page 12
1999 Microchip Technology Inc.
3.1
Clocking Scheme/Instruction Cycle
The clock input (OSC1/CLKIN pin) is internally divided
by four to generate four non-overlapping quadrature
clocks namely Q1, Q2, Q3 and Q4. Internally, the
program counter is incremented every Q1, and the
instruction is fetched from program memory and
latched into instruction register in Q4. It is decoded
and executed during the following Q1 through Q4. The
clocks and instruction execution flow is shown in
3.2
Instruction Flow/Pipelining
An Instruction Cycle consists of four Q cycles (Q1, Q2,
Q3 and Q4). The instruction fetch and execute are
pipelined such that fetch takes one instruction cycle
while decode and execute takes another instruction
cycle. However, due to the pipelining, each instruction
effectively executes in one cycle. If an instruction
causes the program counter to change (e.g., GOTO)
then two cycles are required to complete the
instruction (Example 3-1).
A fetch cycle begins with the program counter (PC)
incrementing in Q1.
In the execution cycle, the fetched instruction is
latched into the Instruction Register (IR) in cycle Q1.
This instruction is then decoded and executed during
the Q2, Q3, and Q4 cycles. Data memory is read
during Q2 (operand read) and written during Q4
(destination write).
FIGURE 3-2:
CLOCK/INSTRUCTION CYCLE
EXAMPLE 3-1:
INSTRUCTION PIPELINE FLOW
Q1
Q2
Q3
Q4
Q1
Q2
Q3
Q4
Q1
Q2
Q3
Q4
OSC1
Q1
Q2
Q3
Q4
PC
PC+1
PC+2
Fetch INST (PC)
Execute INST (PC-1)
Fetch INST (PC+1)
Execute INST (PC)
Fetch INST (PC+2)
Execute INST (PC+1)
Internal
phase
clock
All instructions are single cycle, except for any program branches. These take two cycles since the fetch
instruction is “flushed” from the pipeline while the new instruction is being fetched and then executed.
1. MOVLW 03H
Fetch 1
Execute 1
2. MOVWF GPIO
Fetch 2
Execute 2
3. CALL
SUB_1
Fetch 3
Execute 3
4. BSF
GPIO, BIT1
Fetch 4
Flush
Fetch SUB_1 Execute SUB_1
相關(guān)PDF資料
PDF描述
CS82C59AZ96 IC INTERRUPT CTRLR 8MHZ 28PLCC
PIC12CE519-04I/P IC MCU OTP 1KX12 W/EE 8DIP
PIC16LF1827-E/P MCU 8BIT 7KB FLASH 18PDIP
PIC16F676-E/ST IC MCU FLASH 1KX14 W/AD 14TSSOP
PIC16LF1829T-I/SO MCU PIC 14KB FLASH 20-SOIC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
PIC12CE518-04SM 制造商:MICROCHIP 制造商全稱(chēng):Microchip Technology 功能描述:8-Pin, 8-Bit CMOS Microcontrollers
PIC12CE518T-04/EJW 制造商:MICROCHIP 制造商全稱(chēng):Microchip Technology 功能描述:8-Pin, 8-Bit CMOS Microcontrollers
PIC12CE518T-04/EP 制造商:MICROCHIP 制造商全稱(chēng):Microchip Technology 功能描述:8-Pin, 8-Bit CMOS Microcontrollers
PIC12CE518T-04/ESM 制造商:MICROCHIP 制造商全稱(chēng):Microchip Technology 功能描述:8-Pin, 8-Bit CMOS Microcontrollers
PIC12CE518T-04/ESN 制造商:MICROCHIP 制造商全稱(chēng):Microchip Technology 功能描述:8-Pin, 8-Bit CMOS Microcontrollers