<small id="4to44"></small>
      <dfn id="4to44"><dd id="4to44"></dd></dfn>
      <source id="4to44"><video id="4to44"><ol id="4to44"></ol></video></source>
      <source id="4to44"><video id="4to44"></video></source>
      參數(shù)資料
      型號(hào): PIC16F526-I/SL
      廠商: Microchip Technology
      文件頁(yè)數(shù): 94/122頁(yè)
      文件大小: 0K
      描述: IC PIC MCU FLASH 1KX12 14SOIC
      產(chǎn)品培訓(xùn)模塊: 8-bit PIC® Microcontroller Portfolio
      標(biāo)準(zhǔn)包裝: 57
      系列: PIC® 16F
      核心處理器: PIC
      芯體尺寸: 8-位
      速度: 20MHz
      外圍設(shè)備: POR,WDT
      輸入/輸出數(shù): 11
      程序存儲(chǔ)器容量: 1.5KB(1K x 12)
      程序存儲(chǔ)器類型: 閃存
      RAM 容量: 67 x 8
      電壓 - 電源 (Vcc/Vdd): 2 V ~ 5.5 V
      數(shù)據(jù)轉(zhuǎn)換器: A/D 3x8b
      振蕩器型: 內(nèi)部
      工作溫度: -40°C ~ 85°C
      封裝/外殼: 14-SOIC(0.154",3.90mm 寬)
      包裝: 管件
      產(chǎn)品目錄頁(yè)面: 638 (CN2011-ZH PDF)
      配用: ICE2000-ND - EMULATOR MPLAB-ICE 2000 POD
      第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)當(dāng)前第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)
      2009 Microchip Technology Inc.
      DS39689F-page 73
      PIC18F2221/2321/4221/4321 FAMILY
      6.4
      Data Addressing Modes
      The data memory space can be addressed in several
      ways. For most instructions, the addressing mode is
      fixed. Other instructions may use up to three modes,
      depending on which operands are used and whether or
      not the extended instruction set is enabled.
      The addressing modes are:
      Inherent
      Literal
      Direct
      Indirect
      An additional addressing mode, Indexed Literal Offset,
      is available when the extended instruction set is
      enabled (XINST Configuration bit = 1). Its operation is
      discussed in greater detail in Section 6.5.1 “Indexed
      6.4.1
      INHERENT AND LITERAL
      ADDRESSING
      Many PIC18 control instructions do not need any
      argument at all; they either perform an operation that
      globally affects the device or they operate implicitly on
      one register. This addressing mode is known as Inherent
      Addressing. Examples include SLEEP, RESET and DAW.
      Other instructions work in a similar way but require an
      additional explicit argument in the opcode. This is
      known as Literal Addressing mode because they
      require some literal value as an argument. Examples
      include ADDLW and MOVLW, which respectively, add or
      move a literal value to the W register. Other examples
      include CALL and GOTO, which include a 20-bit
      program memory address.
      6.4.2
      DIRECT ADDRESSING
      Direct addressing specifies all or part of the source
      and/or destination address of the operation within the
      opcode itself. The options are specified by the
      arguments accompanying the instruction.
      In the core PIC18 instruction set, bit-oriented and byte-
      oriented instructions use some version of direct
      addressing by default. All of these instructions include
      some 8-bit literal address as their Least Significant
      Byte. This address specifies either a register address in
      one of the banks of data RAM (Section 6.3.3 “General
      Purpose Register File”) or a location in the Access
      source for the instruction.
      The Access RAM bit ‘a(chǎn)’ determines how the address is
      interpreted. When ‘a(chǎn)’ is ‘1’, the contents of the BSR
      used with the address to determine the complete 12-bit
      address of the register. When ‘a(chǎn)’ is ‘0’, the address is
      interpreted as being a register in the Access Bank.
      Addressing that uses the Access RAM is sometimes
      also known as Direct Forced Addressing mode.
      A few instructions, such as MOVFF, include the entire
      12-bit address (either source or destination) in their
      opcodes. In these cases, the BSR is ignored entirely.
      The destination of the operation’s results is determined
      by the destination bit ‘d’. When ‘d’ is ‘1’, the results are
      stored back in the source register, overwriting its origi-
      nal contents. When ‘d’ is ‘0’, the results are stored in
      the W register. Instructions without the ‘d’ argument
      have a destination that is implicit in the instruction; their
      destination is either the target register being operated
      on or the W register.
      6.4.3
      INDIRECT ADDRESSING
      Indirect addressing allows the user to access a location
      in data memory without giving a fixed address in the
      instruction. This is done by using File Select Registers
      (FSRs) as pointers to the locations to be read or written
      to. Since the FSRs are themselves located in RAM as
      Special Function Registers, they can also be directly
      manipulated under program control. This makes FSRs
      very useful in implementing data structures, such as
      tables and arrays in data memory.
      The registers for indirect addressing are also
      implemented with Indirect File Operands (INDFs) that
      permit automatic manipulation of the pointer value with
      auto-incrementing, auto-decrementing or offsetting
      with another value. This allows for efficient code, using
      loops, such as the example of clearing an entire RAM
      bank in Example 6-5.
      EXAMPLE 6-5:
      HOW TO CLEAR RAM
      (BANK 1) USING
      INDIRECT ADDRESSING
      Note:
      The execution of some instructions in the
      core PIC18 instruction set are changed
      when the PIC18 extended instruction set is
      more information.
      LFSR
      FSR0, 100h ;
      NEXT
      CLRF
      POSTINC0
      ; Clear INDF
      ; register then
      ; inc pointer
      BTFSS
      FSR0H, 1
      ; All done with
      ; Bank1?
      BRA
      NEXT
      ; NO, clear next
      CONTINUE
      ; YES, continue
      相關(guān)PDF資料
      PDF描述
      PIC16F59-I/PT IC PIC MCU FLASH 2KX12 44TQFP
      PIC16F616-I/P IC PIC MCU FLASH 2KX14 14DIP
      PIC16F628-20I/SS IC MCU FLASH 2KX14 COMP 20SSOP
      PIC16F639-I/SS IC MCU FLASH 2KX14 20SSOP
      PIC16F648A-I/ML IC MCU FLASH 4KX14 EEPROM 28QFN
      相關(guān)代理商/技術(shù)參數(shù)
      參數(shù)描述
      PIC16F526T-I/MG 功能描述:8位微控制器 -MCU 1.5KB 64B 8MHz Internal Oscillator RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時(shí)鐘頻率:50 MHz 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT
      PIC16F526T-I/SL 功能描述:8位微控制器 -MCU 15KB 64B 8MHz 8B ADC Internal Oscillator RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時(shí)鐘頻率:50 MHz 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT
      PIC16F526T-I/SL030 制造商:Microchip Technology Inc 功能描述:
      PIC16F526T-I/SL031 制造商:Microchip Technology Inc 功能描述:
      PIC16F526T-I/SL033 制造商:Microchip Technology Inc 功能描述: