- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄1965 > PIC18LF96J65-I/PT (Microchip Technology)IC PIC MCU FLASH 48KX16 100TQFP PDF資料下載
參數(shù)資料
| 型號(hào)： | PIC18LF96J65-I/PT |
| 廠(chǎng)商： | Microchip Technology |
| 文件頁(yè)數(shù)： | 83/131頁(yè) |
| 文件大?。?/td> | 0K |
| 描述： | IC PIC MCU FLASH 48KX16 100TQFP |
| 標(biāo)準(zhǔn)包裝： | 90 |
| 系列： | PIC® 18F |
| 核心處理器： | PIC |
| 芯體尺寸： | 8-位 |
| 速度： | 41.667MHz |
| 連通性： | EBI/EMI，以太網(wǎng)，I²C，SPI，UART/USART |
| 外圍設(shè)備： | 欠壓檢測(cè)/復(fù)位，POR，PWM，WDT |
| 輸入/輸出數(shù)： | 70 |
| 程序存儲(chǔ)器容量： | 96KB（48K x 16） |
| 程序存儲(chǔ)器類(lèi)型： | 閃存 |
| RAM 容量： | 3808 x 8 |
| 電壓 - 電源 (Vcc/Vdd)： | 2 V ~ 3.6 V |
| 數(shù)據(jù)轉(zhuǎn)換器： | A/D 16x10b |
| 振蕩器型： | 內(nèi)部 |
| 工作溫度： | -40°C ~ 85°C |
| 封裝/外殼： | 100-TQFP |
| 包裝： | 托盤(pán) |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)當(dāng)前第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)
2011 Microchip Technology Inc.
DS39762F-page 55
PIC18F97J60 FAMILY
4.0
POWER-MANAGED MODES
The PIC18F97J60 family devices provide the ability to
manage power consumption by simply managing clock-
ing to the CPU and the peripherals. In general, a lower
clock frequency and a reduction in the number of circuits
being clocked constitutes lower consumed power. For
the sake of managing power in an application, there are
three primary modes of operation:
Run mode
Idle mode
Sleep mode
These modes define which portions of the device are
clocked and at what speed. The Run and Idle modes
may use any of the three available clock sources
(primary, secondary or internal oscillator block); the
Sleep mode does not use a clock source.
The
power-managed
modes
include
several
power-saving features offered on previous PIC MCU
devices. One is the clock switching feature, offered in
other PIC18 devices, allowing the controller to use the
Timer1 oscillator in place of the primary oscillator. Also
included is the Sleep mode, offered by all PIC MCU
devices, where all device clocks are stopped.
4.1
Selecting Power-Managed Modes
Selecting a power-managed mode requires two
decisions: if the CPU is to be clocked or not and which
clock source is to be used. The IDLEN bit
(OSCCON<7>) controls CPU clocking, while the
SCS<1:0> bits (OSCCON<1:0>) select the clock
source. The individual modes, bit settings, clock sources
and affected modules are summarized in Table 4-1.
4.1.1
CLOCK SOURCES
The SCS<1:0> bits allow the selection of one of three
clock sources for power-managed modes. They are:
The primary clock, as defined by the FOSC<2:0>
Configuration bits
The secondary clock (Timer1 oscillator)
The internal oscillator
4.1.2
ENTERING POWER-MANAGED
MODES
Switching from one power-managed mode to another
begins by loading the OSCCON register. The
SCS<1:0> bits select the clock source and determine
which Run or Idle mode is to be used. Changing these
bits causes an immediate switch to the new clock
source, assuming that it is running. The switch may
also be subject to clock transition delays. These are
discussed in Section 4.1.3 “Clock Transitions and
and subsequent sections.
Entry to the power-managed Idle or Sleep modes is
triggered by the execution of a SLEEP instruction. The
actual mode that results depends on the status of the
IDLEN bit.
Depending on the current mode and the mode being
switched to, a change to a power-managed mode does
not always require setting all of these bits. Many
transitions may be done by changing the oscillator
select bits, or changing the IDLEN bit, prior to issuing a
SLEEP
instruction. If the IDLEN bit is already
configured correctly, it may only be necessary to
perform a SLEEP instruction to switch to the desired
mode.
TABLE 4-1:
POWER-MANAGED MODES
Mode
OSCCON<7,1:0>
Module Clocking
Available Clock and Oscillator Source
IDLEN(1)
SCS<1:0>
CPU
Peripherals
Sleep
0
N/A
Off
None – All clocks are disabled
PRI_RUN
N/A
10
Clocked
Primary – HS, EC, HSPLL, ECPLL;
this is the normal, full-power execution mode
SEC_RUN
N/A
01
Clocked
Secondary – Timer1 Oscillator
RC_RUN
N/A
11
Clocked
Internal Oscillator
PRI_IDLE
110
Off
Clocked
Primary – HS, EC, HSPLL, ECPLL
SEC_IDLE
101
Off
Clocked
Secondary – Timer1 Oscillator
RC_IDLE
111
Off
Clocked
Internal Oscillator
Note 1:
IDLEN reflects its value when the SLEEP instruction is executed.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| PIC24F16KL401-I/P | IC MCU 16BIT 16KB FLASH 20-PDIP |
| PIC24FJ128GA010-I/PF | IC PIC MCU FLASH 128KB 100TQFP |
| PIC24FJ256GA110-I/PF | IC PIC MCU FLASH 256K 100TQFP |
| PIC24FJ256GB110-I/PF | IC PIC MCU FLASH 256K 100TQFP |
| PIC24FJ64GA004-E/ML | IC PIC MCU FLASH 64K 44-QFN |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| PIC1-R68-JT | 制造商:RCD 制造商全稱(chēng):RCD COMPONENTS INC. 功能描述:SURFACE MOUNT POWER INDUCTORS |
| PIC1-R68-JTQ | 制造商:RCD 制造商全稱(chēng):RCD COMPONENTS INC. 功能描述:SURFACE MOUNT POWER INDUCTORS |
| PIC1-R68-JTW | 制造商:RCD 制造商全稱(chēng):RCD COMPONENTS INC. 功能描述:SURFACE MOUNT POWER INDUCTORS |
| PIC1-R68-KT | 制造商:RCD 制造商全稱(chēng):RCD COMPONENTS INC. 功能描述:SURFACE MOUNT POWER INDUCTORS |
| PIC1-R68-KTQ | 制造商:RCD 制造商全稱(chēng):RCD COMPONENTS INC. 功能描述:SURFACE MOUNT POWER INDUCTORS |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。