Table 44. I 2C timing (continued) Characteristic Symbol Standard Mode Fast Mode " />
參數(shù)資料
型號(hào)： PK40X256VMD100
廠商： Freescale Semiconductor
文件頁(yè)數(shù)： 58/78頁(yè)
文件大?。?/td> 0K
描述： IC ARM CORTEX MCU 256K 144-MAP
產(chǎn)品培訓(xùn)模塊： Kinetis® Cortex-M4 Microcontroller Family
標(biāo)準(zhǔn)包裝： 1
系列： Kinetis
核心處理器： ARM? Cortex?-M4
芯體尺寸： 32-位
速度： 100MHz
連通性： CAN，EBI/EMI，I²C，IrDA，SDHC，SPI，UART/USART，USB，USB OTG
外圍設(shè)備： DMA，I²S，LCD，LVD，POR，PWM，WDT
輸入/輸出數(shù)： 98
程序存儲(chǔ)器容量： 256KB（256K x 8）
程序存儲(chǔ)器類型： 閃存
EEPROM 大?。?/td> 4K x 8
RAM 容量： 64K x 8
電壓 - 電源 (Vcc/Vdd)： 1.71 V ~ 3.6 V
數(shù)據(jù)轉(zhuǎn)換器： A/D 33x16b，D/A 2x12b
振蕩器型： 內(nèi)部
工作溫度： -40°C ~ 105°C
封裝/外殼： 144-LBGA
包裝： 托盤
Table 44. I 2C timing (continued)
Characteristic
Symbol
Standard Mode
Fast Mode
Unit
Minimum
Maximum
Minimum
Maximum
Fall time of SDA and SCL signals
tf
—
300
20 +0.1Cb5
300
ns
Set-up time for STOP condition
tSU; STO
4
—
0.6
—
s
Bus free time between STOP and
START condition
tBUF
4.7
—
1.3
—
s
Pulse width of spikes that must be
suppressed by the input filter
tSP
N/A
0
50
ns
1. The master mode I2C deasserts ACK of an address byte simultaneously with the falling edge of SCL. If no slaves
acknowledge this address byte, then a negative hold time can result, depending on the edge rates of the SDA and SCL
lines.
2. The maximum tHD; DAT must be met only if the device does not stretch the LOW period (tLOW) of the SCL signal.
3. Input signal Slew = 10ns and Output Load = 50pf
4. Set-up time in slave-transmitter mode is 1 IPBus clock period, if the TX FIFO is empty.
5. A Fast mode I2C bus device can be used in a Standard mode I2C bus system, but the requirement tSU; DAT ≥ 250 ns must
then be met. This is automatically the case if the device does not stretch the LOW period of the SCL signal. If such a
device does stretch the LOW period of the SCL signal, then it must output the next data bit to the SDA line trmax + tSU; DAT
= 1000 + 250 = 1250 ns (according to the Standard mode I2C bus specification) before the SCL line is released.
6. Cb = total capacitance of the one bus line in pF.
SDA
SCL
tHD; STA
tHD; DAT
tLOW
tSU; DAT
tHIGH
tSU; STA
SR
P
S
tHD; STA
tSP
tSU; STO
tBUF
tf
tr
tf
tr
Figure 24. Timing definition for fast and standard mode devices on the I2C bus
6.8.8 UART switching specifications
Peripheral operating requirements and behaviors
K40 Sub-Family Data Sheet Data Sheet, Rev. 7, 02/2013.
Freescale Semiconductor, Inc.
61
相關(guān)PDF資料
PDF描述
MC9S08DZ60ACLF IC MCU 60K FLASH 4K RAM 48-LQFP
PK40X128VMD100 IC ARM CORTEX MCU 128K 144-MAP
PK40X128VLQ100 IC ARM CORTEX MCU 128K 144-LQFP
MC9S08DV32AMLH IC MCU 32K FLASH 2K RAM 64-LQFP
1061541115 ADPT OPT SINGLMODE FC/APC-SC/APC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
PK40X256VMD100 制造商:Freescale Semiconductor 功能描述:KINETIS 256KFLEX USB LCD
PK40X512VLQ100 制造商:Freescale Semiconductor 功能描述:KINETIS 512K FLEX USB - Bulk
PK4-10R-T 制造商:Panduit Corp 功能描述:Ring Tongue Terminal 4AWG 47.2mm 14mm Tin 制造商:Panduit Corp 功能描述:RING TERMINAL, LARGE WIRE, KYNAR INSULAT - Bag
PK4-12R-T 制造商:Panduit Corp 功能描述:RING TERMINAL, LARGE WIRE, KYN 制造商:Panduit Corp 功能描述:Ring Tongue Terminal 4AWG 51.3mm 21.8mm Tin 制造商:Panduit Corp 功能描述:RING TERMINAL, LARGE WIRE, KYNAR INSULAT - Bag
PK4-14R-T 制造商:Panduit Corp 功能描述:Ring Tongue Terminal 4AWG 47.2mm 14mm Tin 制造商:Panduit Corp 功能描述:RING TERMINAL, LARGE WIRE, KYN 制造商:Panduit Corp 功能描述:RING TERMINAL, LARGE WIRE, KYNAR INSULAT - Bag
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*