參數(shù)資料
型號: PK60X256VMD100
廠商: Freescale Semiconductor
文件頁數(shù): 59/79頁
文件大?。?/td> 0K
描述: IC ARM CORTEX MCU 256K 144-MAP
產(chǎn)品培訓(xùn)模塊: Kinetis® Cortex-M4 Microcontroller Family
標(biāo)準(zhǔn)包裝: 1
系列: Kinetis
核心處理器: ARM? Cortex?-M4
芯體尺寸: 32-位
速度: 100MHz
連通性: CAN,EBI/EMI,以太網(wǎng),I²C,IrDA,SDHC,SPI,UART/USART,USB,USB OTG
外圍設(shè)備: DMA,I²S,LVD,POR,PWM,WDT
輸入/輸出數(shù): 100
程序存儲器容量: 256KB(256K x 8)
程序存儲器類型: 閃存
EEPROM 大小: 4K x 8
RAM 容量: 64K x 8
電壓 - 電源 (Vcc/Vdd): 1.71 V ~ 3.6 V
數(shù)據(jù)轉(zhuǎn)換器: A/D 33x16b,D/A 2x12b
振蕩器型: 內(nèi)部
工作溫度: -40°C ~ 105°C
封裝/外殼: 144-LBGA
包裝: 托盤
First data
Last data
First data
Data
Last data
Data
DS15
DS10
DS9
DS16
DS11
DS12
DS14
DS13
DSPI_SS
DSPI_SCK
(CPOL=0)
DSPI_SOUT
DSPI_SIN
Figure 25. DSPI classic SPI timing — slave mode
6.8.8 Inter-Integrated Circuit Interface (I2C) timing
Table 46. I 2C timing
Characteristic
Symbol
Standard Mode
Fast Mode
Unit
Minimum
Maximum
Minimum
Maximum
SCL Clock Frequency
fSCL
0
100
0
400
kHz
Hold time (repeated) START condition.
After this period, the first clock pulse is
generated.
tHD; STA
4
0.6
s
LOW period of the SCL clock
tLOW
4.7
1.3
s
HIGH period of the SCL clock
tHIGH
4
0.6
s
Set-up time for a repeated START
condition
tSU; STA
4.7
0.6
s
Data hold time for I2C bus devices
tHD; DAT
01
03
0.91
s
Data set-up time
tSU; DAT
1002, 5
ns
Rise time of SDA and SCL signals
tr
1000
20 +0.1Cb6
300
ns
Fall time of SDA and SCL signals
tf
300
20 +0.1Cb5
300
ns
Set-up time for STOP condition
tSU; STO
4
0.6
s
Bus free time between STOP and
START condition
tBUF
4.7
1.3
s
Pulse width of spikes that must be
suppressed by the input filter
tSP
N/A
0
50
ns
1. The master mode I2C deasserts ACK of an address byte simultaneously with the falling edge of SCL. If no slaves
acknowledge this address byte, then a negative hold time can result, depending on the edge rates of the SDA and SCL
lines.
2. The maximum tHD; DAT must be met only if the device does not stretch the LOW period (tLOW) of the SCL signal.
3. Input signal Slew = 10ns and Output Load = 50pf
4. Set-up time in slave-transmitter mode is 1 IPBus clock period, if the TX FIFO is empty.
5. A Fast mode I2C bus device can be used in a Standard mode I2C bus system, but the requirement tSU; DAT ≥ 250 ns must
then be met. This is automatically the case if the device does not stretch the LOW period of the SCL signal. If such a
device does stretch the LOW period of the SCL signal, then it must output the next data bit to the SDA line trmax + tSU; DAT
= 1000 + 250 = 1250 ns (according to the Standard mode I2C bus specification) before the SCL line is released.
Peripheral operating requirements and behaviors
K60 Sub-Family Data Sheet Data Sheet, Rev. 7, 02/2013.
62
Freescale Semiconductor, Inc.
相關(guān)PDF資料
PDF描述
PK60X256VLQ100 IC ARM CORTEX MCU 256K 144-LQFP
PK60N256VMD100 IC ARM CORTEX MCU 256K 144-MAP
PK40X256VLQ100 IC ARM CORTEX MCU 256K 144-LQFP
1061541001 ADPT EMI-SHLD SIMPLEX SC-SC BEIG
P89LPC907FD,112 IC 80C51 MCU FLASH 1K 8-SOIC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
PK60X256VMD100 制造商:Freescale Semiconductor 功能描述:Kinetis 256Kflex enet
PK6-10R-T 功能描述:端子 RING-TRM 06AWG #10 KYN C+B RoHS:否 制造商:AVX 產(chǎn)品:Junction Box - Wire to Wire 系列:9826 線規(guī):26-18 接線柱/接頭大小: 絕緣: 顏色:Red 型式:Female 觸點(diǎn)電鍍:Tin over Nickel 觸點(diǎn)材料:Beryllium Copper, Phosphor Bronze 端接類型:Crimp
PK6-12R-T 功能描述:端子 Ring Terminal, large wire, KYNAR insulat RoHS:否 制造商:AVX 產(chǎn)品:Junction Box - Wire to Wire 系列:9826 線規(guī):26-18 接線柱/接頭大小: 絕緣: 顏色:Red 型式:Female 觸點(diǎn)電鍍:Tin over Nickel 觸點(diǎn)材料:Beryllium Copper, Phosphor Bronze 端接類型:Crimp
PK6-14R-T 功能描述:端子 Ring Terminal, large wire, KYNAR insulat RoHS:否 制造商:AVX 產(chǎn)品:Junction Box - Wire to Wire 系列:9826 線規(guī):26-18 接線柱/接頭大小: 絕緣: 顏色:Red 型式:Female 觸點(diǎn)電鍍:Tin over Nickel 觸點(diǎn)材料:Beryllium Copper, Phosphor Bronze 端接類型:Crimp
PK61FN1M0CAA12R 制造商:Freescale Semiconductor 功能描述:KINETIS 512K - Tape and Reel