參數(shù)資料
型號(hào): PLL1000A
廠商: Electronic Theatre Controls, Inc.
英文描述: PHASE LOCKED LOOP
中文描述: 鎖相環(huán)
文件頁(yè)數(shù): 1/2頁(yè)
文件大?。?/td> 80K
代理商: PLL1000A
PLL1000A
PHASE LOCKED LOOP
Basestations
Mobile Radios
Satellite Communications
5
32
988
1000KHz
-70
0±2
50
1000
LOW
0.75
-20
5
2
-40 to +85
Frequency Range
RMS Phase Error (100 Hz - 100 KHz)
Harmonic Suppression (2nd, typ.)
Sideband Spurs (typ.)
Switching Speed (typ., adjacent channel)
Startup Lock Time (typ.)
Operating Temperature Range
Package Style
PLL
MHz
°
dBc
dBc
dBm
mSec
mSec
°C
Vdc
mA
Supply Voltage (Vcc, nom.)
Supply Current (Icc, typ.)
All specifications are typical unless otherwise noted and subject to change without notice.
PHASE NOISE (1 Hz BW, typical)
Z-Communications, Inc.
All rights reserved
Page 1
FEATURES
APPLICATIONS
PERFORMANCE SPECIFICATIONS
VALUE
988
UNITS
POWER SUPPLY REQUIREMENTS
APPLICATION NOTES
MHz
Step Size:
PLL
- Style Package
A
Rev
AN-107 : How to Solder Z-COMM VCOs / PLLs
AN-200 : Mounting and Grounding of Z-COMM PLLs
AN-201 : PLL Fundamentals AN-202 : PLL Functional Description
NOTES:
Reference Oscillator Signal: 5 MHz<
f
osc
<40 MHz
9939 Via Pasar San Diego, CA 92126
TEL (858) 621-2700 FAX (858) 621-2722
Power Output
Load Impedance
Step Size
KHz
1028
-
Frequency Range:
-
1028
Charge Pump Output Current
相關(guān)PDF資料
PDF描述
PLL103-02 DDR SDRAM Buffer for Desktop PCs with 4 DDR DIMMS
PLL103-02XC DDR SDRAM Buffer for Desktop PCs with 4 DDR DIMMS
PLL103-02XI DDR SDRAM Buffer for Desktop PCs with 4 DDR DIMMS
PLL103-02XM DDR SDRAM Buffer for Desktop PCs with 4 DDR DIMMS
PLL1100A PHASE LOCKED LOOP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
PLL102-03 制造商:PLL 制造商全稱:PLL 功能描述:Low Skew Output Buffer
PLL102-03SC 制造商:PLL 制造商全稱:PLL 功能描述:Low Skew Output Buffer
PLL102-03SCL 制造商:PLL 制造商全稱:PLL 功能描述:Low Skew Output Buffer
PLL102-03SCL-R 制造商:PLL 制造商全稱:PLL 功能描述:Low Skew Output Buffer
PLL102-03SC-R 制造商:PLL 制造商全稱:PLL 功能描述:Low Skew Output Buffer