- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄370007 > PLSI1016E80LT44I (Lattice Semiconductor Corporation) High-Density Programmable Logic PDF資料下載
參數(shù)資料
| 型號： | PLSI1016E80LT44I |
| 廠商： | Lattice Semiconductor Corporation |
| 英文描述： | High-Density Programmable Logic |
| 中文描述： | 高密度可編程邏輯 |
| 文件頁數(shù)： | 6/15頁 |
| 文件大?。?/td> | 208K |
| 代理商： | PLSI1016E80LT44I |
6
1996 ISP Encyclopedia
Specifications
ispLSI and pLSI 1016E
Internal Timing Parameters
1
t
iobp
t
iolat
t
iosu
t
ioh
t
ioco
t
ior
t
din
1. Internal Timing Parameters are not tested and are for reference only.
2. Refer to Timing Model in this data sheet for further details.
3. The XOR Adjacent path can only be used by Lattice hard macros.
Table 2-0036-16/125,100, 80
Inputs
UNITS
-125
MIN.
-100
MIN.
MAX.
MAX.
DESCRIPTION
#
2
PARAMETER
22 I/O Register Bypass
23 I/O Latch Delay
24 I/O Register Setup Time before Clock
25 I/O Register Hold Time after Clock
26 I/O Register Clock to Out Delay
27 I/O Register Reset to Out Delay
28 Dedicated Input Delay
–
–
–
–
0.4
2.4
–
–
5.0
5.0
2.6
ns
ns
ns
ns
ns
ns
ns
t
grp1
t
grp4
t
grp8
29 GRP Delay, 1 GLB Load
30 GRP Delay, 4 GLB Loads
31 GRP Delay, 8 GLB Loads
–
–
–
–
–
–
1.9
2.2
2.5
ns
ns
ns
GLB
t
4ptbpc
t
4ptbpr
t
1ptxor
t
20ptxor
t
xoradj
t
gbp
t
gsu
t
gh
t
gco
t
gro
t
ptre
t
ptoe
t
ptck
ORP
t
orp
t
orpbp
36 1 Product Term/XOR Path Delay
37 20 Product Term/XOR Path Delay
38 XOR Adjacent Path Delay
39 GLB Register Bypass Delay
–
–
–
–
–
–
–
–
6.1
6.1
6.6
1.6
ns
ns
ns
ns
40 GLB Register Setup Time before Clock
41 GLB Register Hold Time after Clock
–
–
0.2
2.5
–
–
ns
ns
42 GLB Register Clock to Output Delay
–
–
1.9
ns
3
43 GLB Register Reset to Output Delay
44 GLB Product Term Reset to Register Delay
45 GLB Product Term Output Enable to I/O Cell Delay
46 GLB Product Term Clock Delay
–
–
–
–
–
–
6.3
5.1
7.1
5.3
ns
ns
ns
ns
4.8
0.3
1.8
–
–
4.0
4.0
2.2
GRP
1.8
1.9
2.1
34 4 Product Term Bypass Path Delay (Combinatorial)
35 4 Product Term Bypass Path Delay (Registered)
–
–
–
–
5.7
5.6
ns
ns
4.4
4.4
4.4
1.0
3.9
3.9
0.2
1.5
1.8
4.4
3.5
5.5
3.5
3.2
47 ORP Delay
48 ORP Bypass Delay
–
–
–
–
1.0
0.0
ns
ns
1.0
0.0
3.0
-0.3
–
–
–
3.5
-0.4
–
–
–
-80
MIN. MAX.
–
–
–
–
–
–
–
–
–
–
–
–
6.8
–
–
–
–
–
–
–
–
–
–
0.6
3.6
4.5
-0.6
7.5
7.5
3.9
2.9
3.3
3.8
7.1
8.2
8.3
1.9
8.1
7.3
-0.6
4.3
2.9
7.0
7.2
9.7
7.5
1.5
0.0
t
grp16
32 GRP Delay, 16 GLB Loads
–
–
3.1
ns
2.4
–
–
–
4.7
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| PLSI1032-60LJ | High-Density Programmable Logic |
| PLSI1032-60LJI | KPSE06F14-15PF0 |
| PLSI1032-60LT | High-Density Programmable Logic |
| PLSI1032-80LJ | High-Density Programmable Logic |
| PLSI1032-80LT | High-Density Programmable Logic |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| PLSI1024-50LJ | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Electrically-Erasable Complex PLD |
| PLSI1024-60LH/883 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Electrically-Erasable Complex PLD |
| PLSI1024-60LJ | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Electrically-Erasable Complex PLD |
| PLSI1024-60LJI | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Electrically-Erasable Complex PLD |
| PLSI1024-80LJ | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Electrically-Erasable Complex PLD |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。