- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄370007 > PLSI1032-60LJ (LATTICE SEMICONDUCTOR CORP) High-Density Programmable Logic PDF資料下載
參數(shù)資料
| 型號： | PLSI1032-60LJ |
| 廠商： | LATTICE SEMICONDUCTOR CORP |
| 元件分類： | PLD |
| 英文描述： | High-Density Programmable Logic |
| 中文描述： | EE PLD, 25 ns, PQCC84 |
| 封裝： | PLASTIC, LCC-84 |
| 文件頁數(shù)： | 14/19頁 |
| 文件大小： | 256K |
| 代理商： | PLSI1032-60LJ |
Specifications
ispLSI and pLSI 1032
14
1996 ISP Encyclopedia
Pin Description
RESET
G1
Y0
E1
Y1
E11
Y2
G9
Y3
G11
NC
G3
GND
V
CC
C6,
F2,
F3,
F11
F9,
J6
I/O 0 - I/O 3
I/O 4 - I/O 7
I/O 8 - I/O 11
I/O 12 - I/O 15
I/O 16 - I/O 19
I/O 20 - I/O 23
I/O 24 - I/O 27
I/O 28 - I/O 31
I/O 32 - I/O 35
I/O 36 - I/O 39
I/O 40 - I/O 43
I/O 44 - I/O 47
I/O 48 - I/O 51
I/O 52 - I/O 55
I/O 56 - I/O 59
I/O 60 - I/O 63
F1,
K1,
K3,
L4,
L7,
K8,
L11,
J11,
E9,
B11,
B9,
A8,
A5,
B4,
A1,
C1,
H1,
J2,
L2,
J5,
K7,
L9,
K10,
H10,
D11,
C10,
A10,
B6,
B5,
A3,
B2,
D2,
H2,
L1,
L3,
K5,
L6,
L10,
J10,
H11, F10,
D10, C11,
A11,
A9,
B7,
C5,
A2,
C2,
D1,
J1,
K2,
K4,
L5,
L8,
K9,
K11,
B10,
B8,
A7,
A4,
B3,
B1,
E3
IN 4 - IN 7
E10,
C7,
A6,
E2
Dedicated input pins to the device.
Input/Output Pins - These are the general purpose I/O pins used by the
logic array.
Name
CPGA Pin Numbers
Description
Input – Dedicated in-system programming enable input pin. This pin
is brought low to enable the programming mode. The MODE, SDI,
SDO and SCLK options become active.
Input – This pin performs two functions. It is a dedicated input pin when
ispEN is logic high. When ispEN is logic low, it functions as an input
pin to load programming data into the device. SDI/IN 0 also is used as
one of the two control pins for the isp state machine.
Input – This pin performs two functions. It is a dedicated input pin when
ispEN is logic high. When ispEN is logic low, it functions as a pin to
control the operation of the isp state machine.
Input/Output – This pin performs two functions. It is a dedicated input
pin when ispEN is logic high. When ispEN is logic low, it functions as
an output pin to read serial shift register data.
Input – This pin performs two functions. It is a dedicated input when
ispEN is logic high. When ispEN is logic low, it functions as a clock pin
for the Serial Shift Register.
ispEN*/NC
G3
SDI*/IN 0
G2
MODE*/IN 1
K6
SDO*/IN 2
J7
SCLK*/IN 3
G10
Active Low (0) Reset pin which resets all of the GLB and I/O registers
in the device.
Dedicated Clock input. This clock input is connected to one of the
clock inputs of all of the GLBs on the device.
Dedicated Clock input. This clock input is brought into the clock
distribution network, and can optionally be routed to any GLB on the
device.
Dedicated Clock input. This clock input is brought into the clock
distribution network, and can optionally be routed to any GLB and/or
any I/O cell on the device.
Dedicated Clock input. This clock input is brought into the clock
distribution network, and can optionally be routed to any I/O cell on the
device.
This pin should be left floating or tied to V
CC.
This pin should never be tied to GND.
Ground (GND)
V
CC
Table 2-0002-32/883
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| PLSI1032-60LJI | KPSE06F14-15PF0 |
| PLSI1032-60LT | High-Density Programmable Logic |
| PLSI1032-80LJ | High-Density Programmable Logic |
| PLSI1032-80LT | High-Density Programmable Logic |
| PLSI1032-90LJ | High-Density Programmable Logic |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| PLSI1032-60LJI | 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:High-Density Programmable Logic |
| PLSI1032-60LT | 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:High-Density Programmable Logic |
| PLSI1032-80LJ | 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:High-Density Programmable Logic |
| PLSI1032-80LT | 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:High-Density Programmable Logic |
| PLSI1032-90LJ | 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:High-Density Programmable Logic |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。