參數(shù)資料
型號(hào): PPC405EX-SpAfffTx
廠商: Applied Micro Circuits Corp.
英文描述: PowerPC 405EX Embedded Processor
中文描述: 嵌入式處理器的PowerPC 405EX
文件頁(yè)數(shù): 11/67頁(yè)
文件大?。?/td> 457K
代理商: PPC405EX-SPAFFFTX
PPC405EX – PowerPC 405EX Embedded Processor
Revision 1.09 - August 21, 2007
AMCC Proprietary
11
Preliminary Data Sheet
PCI-Express to PCI-Express opaque (Non-Transparent) bridge
Power Management
Supports one virtual channel (VC0) with no Traffic Class (TC) filtering
Maximum Payload block size 256B
Supports up to 512B maximum Read request size
Requests supported:
– Up to two posted outbound Write requests (memory and messages)
– Up to two posted inbound Write requests
– Up to two outbound Read requests outstanding on PCI Express
– Up to two inbound Read requests outstanding on PCI Express
– Outbound I/O request as a PCI Express Root Port
– Inbound I/O request as a PCI Express End Point
Buffering in each PCI Express Port for the following transaction types:
– 1KB Replay buffer: up to eight in flight transactions
– 512B for Outbound posted Writes
– 512B for Outbound Reads completion
– 512B for Inbound posted Writes
– 512B for Inbound Reads completion
Parity checking on each buffer
POM Programmable Outbound Memory Regions: 3 Memory, 1 I/O, 1 Message, 1 config, 1 Internal Regs
PIM Programmable Inbound Memory Regions: 4 Memory, 1 I/O, 1 Expansion ROM
INTx Interrupts support (PCI legacy):
– Up to four INTx Termination for Root Ports. A/B/C/D interrupts are wired to the UIC
– A/B/C/D INTx types Generation for Endpoints
MSI - Message Signaled Interrupts
– MSI Generation for End Point
– MSI Termination for Root Ports
– MSI_X Termination for Root Ports
Security Function
The built-in security function is a cryptographic engine attached to the 128-bit PLB with built-in DMA and interrupt
controllers.
Features include:
Federal Information Processing Standard (FIPS) 140-2 design
Support for an unlimited number of Security Associations (SA)
Different SA formats for each supported protocol (IPsec, SSL/TLS/DTLS, MACSec, SGT L2/L3 and sRTP)
Internet Protocol Security (IPSec) features
– Full packet transforms (ESP & AH)
– Complete header and trailer processing (IPv4 and IPv6)
– Multi-mode automatic padding
– "Mutable bit" handler for AH, including IPv4 option and IPv6 extension headers
Secure Socket Layer (SSL), Transport Layer Security (TLS), and Datagram Transport Layer Security (DTLS)
– Packet transforms
– One-pass hash-then-encrypt or decrypt-then-hash for SSL, TLS and DTLS packet transforms using ARC4
Stream Cipher
Secure Real-Time Protocol (sRTP) features
– Packet transforms
– ROC removal and TAG insertion
– Variable bypass offset of header length per packet
相關(guān)PDF資料
PDF描述
PPC405EZ-CSAfffTx PowerPC 405EZ Embedded Processor
PPC405GP-3BE133C Power PC 405GP Embedded Processor
PPC405GP-3KE133C Power PC 405GP Embedded Processor
PPC405GP-3KE133CZ Power PC 405GP Embedded Processor
PPC405GP-3KE200C Power PC 405GP Embedded Processor
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
PPC405EX-SPD400T 制造商:AppliedMicro 功能描述:32 BIT POWERPC CORE, UP TO 600 MHZ, 2 PCIE, 2 10/100/1G ETHE - Trays
PPC405EX-SPD533T 制造商:AMCC 功能描述:32 BIT POWERPC CORE, UP TO 600 MHZ, 2 PCIE, 2 10/100/1G ETHE - Trays
PPC405EX-SPD600T 制造商:AMCC 功能描述:32 BIT POWERPC CORE, UP TO 600 MHZ, 2 PCIE, 2 10/100/1G ETHE - Trays
PPC405EX-SSA333T 制造商:AppliedMicro 功能描述:32 BIT POWERPC CORE, UP TO 533 MHZ, 2 PCIE, 2 10/100/1G ETHE - Trays
PPC405EX-SSA400T 制造商:AMCC 功能描述:32 BIT POWERPC CORE, UP TO 533 MHZ, 2 PCIE, 2 10/100/1G ETHE - Trays