參數(shù)資料
型號(hào): PSD403A1-12LI
英文描述: Field-Programmable Peripheral
中文描述: 現(xiàn)場可編程外圍
文件頁數(shù): 21/123頁
文件大?。?/td> 657K
代理商: PSD403A1-12LI
PSD4XX Famly
18
9.0
The PSD4XX
Architecture
(cont.)
9.1.1.5 The ZPLDPower Management
The ZPLD implements a Zero Power Mode, which provides considerable power savings
for low to medium frequency operations. To enable this feature, the ZPLD Turbo bit in the
Power Management Mode Register 0 (PMMR0) has to be turned off.
If none of the inputs to the ZPLD are switching for a time period of 90ns, the ZPLD puts
itself into Zero Power Mode and the current consumption is minimal. The ZPLD will
resume normal operation as soon as one or more of the inputs change state.
Two other features of the ZPLD provide additional power savings:
1. Clock Disable:
Users can disable the clock input to the ZPLD and/or macrocells,thereby reducing
AC power consumption.
2. Product Term Disable:
Unused product terms in the ZPLD are disabled by the PSDsoft Software
automatically for further power savings.
The ZPLD power configuration is described in the Power Management Unit section.
相關(guān)PDF資料
PDF描述
PSD403A1-12U 60V 100kRad Hi-Rel Single N-Channel TID Hardened MOSFET in a SMD-2 package; Similar to IRHLNA77064 with Optional Total Dose Rating of 300kRads
PSD403A1-12UI 30V 100kRad Hi-Rel Single N-Channel TID Hardened MOSFET in a TO-254AA package; Similar to IRHMB57Z60 with optional Total Dose Rating of 300kRads
PSD403A1-15J 30V 100kRad Hi-Rel Single N-Channel TID Hardened MOSFET in a TO-254AA package; A IRHMB57Z60 with Standard Packaging
PSD403A1-15JI Field-Programmable Peripheral
PSD403A1-15LI Field-Programmable Peripheral
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
PSD403A1-12U 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field-Programmable Peripheral
PSD403A1-12UI 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field-Programmable Peripheral
PSD403A1-15J 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field-Programmable Peripheral
PSD403A1-15JI 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field-Programmable Peripheral
PSD403A1-15LI 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field-Programmable Peripheral