
|||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
Data Sheet
PT7D5820/5820L Large Digital Switch
1
PT0098(12/03)
Ver:1
Features
Sixteen full-duplex, serial time-division
multiplexed (TDM) highway streams
Switching up to 2,048 incoming PCM channels
to up to 2,048 outgoing PCM channels
Accept data rates of 2.048Mb/s, 4.096Mb/s,
8.192Mb/s
Tristate function per-channel for further
expansion
Low-latency/frame integrity selection per-channel
Automatic frame offset delay measurement.
Per input stream offset programming
Intel/Motorola microprocessor interface
Connection memory block programming for fast
device initialization
Automatically identifies ST-BUS/GCI formats
Internal loopback per-channel for diagnostic purposes
3.3V TTL-compatible inputs & Outputs for 5820L
IEEE-1149.1 (JTAG) boundary scan
Applications
Medium and large switching platforms
CTI application
Voice/data multiplexer
Digital cross-connect
ST-BUS/GCI interface functions
Introduction
The PT7D5820/5820L is a Large Digital Switch (LDS).
It provides 2,048 x 2,048 channel non-blocking switching
among 16 input streams and 16 output streams at most.
Its serial bit rate can be 8.192Mb/s, 4.096Mb/s or
2.048Mb/s.
The device has many features that are programmable
on stream or channel basis, including message mode,
input offset delay and high impedance output control.
Per steam input delay control is particularly useful
for managing large multi-chip switches that transport
both voice channel and concatenated data channels.
In addition, input stream can be individually
calibrated for input frame offset using a dedicated
pin.
Ordering Information
Part Number
Package
PT7A5020J
84 - Pin PLCC
PT7A5020M
100 - Pin MQFP
PT7A5020LM
100 - Pin MQFP