- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄361238 > Q67120-C508 IC-SM-8-BIT CPU 12-MHZ PDF資料下載
參數(shù)資料
| 型號(hào)： | Q67120-C508 |
| 英文描述： | IC-SM-8-BIT CPU 12-MHZ |
| 中文描述： | 集成電路釤8位CPU的12兆赫 |
| 文件頁(yè)數(shù)： | 13/121頁(yè) |
| 文件大?。?/td> | 1000K |
| 代理商： | Q67120-C508 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)當(dāng)前第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)
Introduction
C501
Semiconductor Group
1-7
P3.0 – P3.7 11,
13–19
11
13
14
15
16
17
18
19
10–17
10
11
12
13
14
15
16
17
5, 7–13
5
7
8
9
10
11
12
13
I/O
Port 3
is a quasi-bidirectional I/O port with
internal pull-up resistors. Port 3 pins that
have 1s written to them are pulled high by
the internal pull-up resistors, and in that
state they can be used as inputs. As
inputs, port 3 pins being externally pulled
low will source current (
I
IL
, in the DC
characteristics) because of the internal
pull-up resistors. Port 3 also contains the
interrupt, timer, serial port 0 and external
memory strobe pins which are used by
various options. The output latch
corresponding to a secondary function
must be programmed to a one (1) for that
function to operate.
The secondary functions are assigned to
the pins of port 3, as follows:
P3.0
R
×
D
receiver data input (asyn-
chronous) or data input
output (synchronous) of
serial interface 0
P3.1
T
×
D
transmitter data output
(asynchronous) or clock
output (synchronous) of
the serial interface 0
P3.2
INT0
interrupt 0 input/timer 0
gate control
P3.3
INT1
interrupt 1 input/timer 1
gate control
P3.4
T0
counter 0 input
P3.5
T1
counter 1 input
P3.6
WR
the write control signal lat-
ches the data byte from
port 0 into the external
data memory
P3.7
RD
the read control signal
enables the external data
memory to port 0
*) I
= Input
O = Output
Table 1-1
Pin Definitions and Functions
(cont’d)
Symbol
Pin Number
I/O*) Function
P-LCC-44 P-DIP-40 P-MQFP-44
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| Q67121C2168A1 | IC-SM-16 BIT CPU |
| Q67121C452 | IC-SM-8-BIT CPU-12MHZ |
| Q67126-C2088 | RF inductor, ceramic core, 2% tol, SMT, RoHS |
| Q67127-C2036SAB-C161R1-L16M | IC-SM-16 BIT CPU |
| Q67120-C2200 | 16-Bit Single-Chip Microcontroller Bare Die Delivery |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| Q67120-C517 | 制造商:INFINEON 制造商全稱(chēng):Infineon Technologies AG 功能描述:HIGH PERFORMANCE 32-BIT RISC MICROPROCESSOR |
| Q67120-C552 | 制造商:INFINEON 制造商全稱(chēng):Infineon Technologies AG 功能描述:HIGH-PERFORMANCE 16-BIT CMOS SINGLE-CHIP MICROCONTROLLERS FOR EMBEDDED CONTROL APPLICATIONS |
| Q67120-C556 | 制造商:INFINEON 制造商全稱(chēng):Infineon Technologies AG 功能描述:WRITE BUFFER |
| Q67120-C557 | 制造商:INFINEON 制造商全稱(chēng):Infineon Technologies AG 功能描述:WRITE BUFFER |
| Q67120-C582 | 制造商:INFINEON 制造商全稱(chēng):Infineon Technologies AG 功能描述:8-Bit CMOS Single-Chip Microcontroller |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。