參數(shù)資料
型號(hào): Q67120-C508
英文描述: IC-SM-8-BIT CPU 12-MHZ
中文描述: 集成電路釤8位CPU的12兆赫
文件頁(yè)數(shù): 19/121頁(yè)
文件大小: 1000K
代理商: Q67120-C508
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)當(dāng)前第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)
Fundamental Structure
C501
Semiconductor Group
2-3
Special Function Register PSW (Address D0H)
Reset Value : 00H
B Register
The B register is used during multiply and divide and serves as both source and destination. For
other instructions it can be treated as another scratch pad register.
Stack Pointer
The stack pointer (SP) register is 8 bits wide. It is incremented before data is stored during PUSH
and CALL executions and decremented after data is popped during a POP and RET (RETI)
execution, i.e. it always points to the last valid stack byte. While the stack may reside anywhere in
the on-chip RAM, the stack pointer is initialized to 07H after a reset. This causes the stack to begin
a location = 08H above register bank zero. The SP can be read or written under software control.
Bit
Function
CY
Carry Flag
Used by arithmetic instruction.
AC
Auxiliary Carry Flag
Used by instructions which execute BCD operations.
F0
General Purpose Flag
RS1
RS0
Register Bank select control bits
These bits are used to select one of the four register banks.
RS1
RS0
Function
OV
Overflow Flag
Used by arithmetic instruction.
F1
General Purpose Flag
P
Parity Flag
Set/cleared by hardware after each instruction to indicate an odd/even
number of “one” bits in the accumulator, i.e. even parity.
CY
AC
F0
RS1
RS0
OV
F1
P
D0H
PSW
D7H
D6H
D5H
D4H
D3H
D2H
D1H
D0H
Bit No.
MSB
LSB
0
0
Bank 0 selected, data address 00H-07H
Bank 1 selected, data address 08H-0FH
Bank 2 selected, data address 10H-17H
Bank 3 selected, data address 18H-1FH
0
1
1
0
1
1
相關(guān)PDF資料
PDF描述
Q67121C2168A1 IC-SM-16 BIT CPU
Q67121C452 IC-SM-8-BIT CPU-12MHZ
Q67126-C2088 RF inductor, ceramic core, 2% tol, SMT, RoHS
Q67127-C2036SAB-C161R1-L16M IC-SM-16 BIT CPU
Q67120-C2200 16-Bit Single-Chip Microcontroller Bare Die Delivery
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
Q67120-C517 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:HIGH PERFORMANCE 32-BIT RISC MICROPROCESSOR
Q67120-C552 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:HIGH-PERFORMANCE 16-BIT CMOS SINGLE-CHIP MICROCONTROLLERS FOR EMBEDDED CONTROL APPLICATIONS
Q67120-C556 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:WRITE BUFFER
Q67120-C557 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:WRITE BUFFER
Q67120-C582 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:8-Bit CMOS Single-Chip Microcontroller