參數(shù)資料
型號(hào): Q67121C2168A1
英文描述: IC-SM-16 BIT CPU
中文描述: 集成電路的Sm - 16位CPU
文件頁(yè)數(shù): 87/121頁(yè)
文件大小: 1000K
代理商: Q67121C2168A1
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)當(dāng)前第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)
Interrupt System
C501
Semiconductor Group
7-9
Note that if an interrupt of a higher priority level goes active prior to S5P2 in the machine cycle
labeled C3 in
figure 7-26
then, in accordance with the above rules, it will be vectored to during C5
and C6 without any instruction for the lower priority routine to be executed.
Thus, the processor acknowledges an interrupt request by executing a hardware-generated LCALL
to the appropriate servicing routine. In some cases it also clears the flag that generated the
interrupt, while in other cases it does not; then this has to be done by the user’s software. The
hardware clears the external interrupt flags IE0 and IE1 only if they were transition-activated. The
hardware-generated LCALL pushes the contents of the program counter onto the stack (but it does
not save the PSW) and reloads the program counter with an address that depends on the source of
the interrupt being vectored too, as shown in the following
table 7-9
.
Execution proceeds from that location until the RETI instruction is encountered. The RETI
instruction informs the processor that the interrupt routine is no longer in progress, then pops the
two top bytes from the stack and reloads the program counter. Execution of the interrupted program
continues from the point where it was stopped. Note that the RETI instruction is very important
because it informs the processor that the program left the current interrupt priority level. A simple
RET instruction would also have returned execution to the interrupted program, but it would have
left the interrupt control system thinking an interrupt was still in progress. In this case no interrupt of
the same or lower priority level would be acknowledged.
Table 7-9
Interrupt Source and Vectors
Interrupt Source
Interrupt Vector Address
Interrupt Request Flags
External Interrupt 0
0003H
000BH
0013H
001BH
0023H
002BH
IE0
Timer 0 Overflow
TF0
External Interrupt 1
IE1
Timer 1 Overflow
TF1
Serial Channel
RI / TI
Timer 2 Overflow / Ext. Reload
TF2 / EXF2
相關(guān)PDF資料
PDF描述
Q67121C452 IC-SM-8-BIT CPU-12MHZ
Q67126-C2088 RF inductor, ceramic core, 2% tol, SMT, RoHS
Q67127-C2036SAB-C161R1-L16M IC-SM-16 BIT CPU
Q67120-C2200 16-Bit Single-Chip Microcontroller Bare Die Delivery
Q67120-C1054 High Speed CMOS Logic Triple 3-Input NOR Gates 14-SOIC -55 to 125
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
Q67121C452 制造商:未知廠家 制造商全稱:未知廠家 功能描述:IC-SM-8-BIT CPU-12MHZ
Q67121-C848 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:16-Bit CMOS Single-Chip Microcontroller
Q67121-C862 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:C16x-Family of High-Performance CMOS 16-Bit Microcontrollers
Q67121-C900 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:16-Bit CMOS Single-Chip Microcontroller
Q67121-C923 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:C16x-Family of High-Performance CMOS 16-Bit Microcontrollers