- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄361297 > QL8x12B (QuickLogic Corp.) pASIC 1 Family ViaLink Technology Very-High-Speed CMOS FPGAs(pASIC 1系列 ViaLink技術(shù)超高速CMOS現(xiàn)場(chǎng)可編程門陣列) PDF資料下載
參數(shù)資料
| 型號(hào)： | QL8x12B |
| 廠商： | QuickLogic Corp. |
| 英文描述： | pASIC 1 Family ViaLink Technology Very-High-Speed CMOS FPGAs(pASIC 1系列 ViaLink技術(shù)超高速CMOS現(xiàn)場(chǎng)可編程門陣列) |
| 中文描述： | 帕希奇1家庭技術(shù)ViaLink？技術(shù)非常高速的CMOS的FPGA（帕希奇1系列技術(shù)ViaLink？技術(shù)超高速的CMOS現(xiàn)場(chǎng)可編程門陣列） |
| 文件頁(yè)數(shù)： | 3/4頁(yè) |
| 文件大小： | 186K |
| 代理商： | QL8X12B |
pASIC 1 FAMILY
4-3
The pASIC 1 internal logic cell, shown in Figure 2, is a general-purpose
building block that can implement most TTL and gate array macro library
functions. It has been optimized to maintain the inherent speed advantage
of the ViaLink technology while ensuring maximum logic flexibility. The
logic cell consists of two 6-input AND gates, four 2-input AND gates,
three 2-to-1 multiplexers and a D flip-flop. Multiple outputs from the
logic cell allow the automatic place and route software to pack unrelated
logic functions into a single cell to maximize silicon utilization.
The pASIC 1 logic cell is unique among FPGA architectures in that it
offers up to 14-input-wide gating functions. This allows many logic
functions to be accomplished in a single cell delay that require two or
more delays with other architectures. It can implement all possible
Boolean transfer functions of up to three variables as well as many
functions of up to 14 variables
The multiplexer output feeds the D-type flip-flop which can also be
configured to provide J-K, S-R, or T-type functions. Two independent
SET and RESET inputs can be used to asynchronously control the output
condition.
p
4
FIGURE 1
A Matrix of Logic
Cells and Wiring
Channels
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| QL12x16B | pASIC 1 Family ViaLink Technology Very-High-Speed CMOS FPGAs(pASIC 1系列 ViaLink技術(shù)超高速CMOS現(xiàn)場(chǎng)可編程門陣列) |
| QL16x24B | pASIC 1 Family ViaLink Technology Very-High-Speed CMOS FPGAs(pASIC 1系列 ViaLink技術(shù)超高速CMOS現(xiàn)場(chǎng)可編程門陣列) |
| QL24x32B | pASIC 1 Family ViaLink Technology Very-High-Speed CMOS FPGAs(pASIC 1系列 ViaLink技術(shù)超高速CMOS現(xiàn)場(chǎng)可編程門陣列) |
| QL901M-6PS680 | SOCKET, PCB, RIGHT ANGLE, 26WAY; Connector type:Wire-to-Board; Gender:Socket; Ways, No. of:26; Pitch, lead:2.54mm; Termination method:Solder; Material, contact:Copper alloy; Plating, contact:0.3u Gold over 2u Nickel; Rows, No. of:2; RoHS Compliant: Yes |
| QL901M-6PS680C | Electrical Spring Connector; Contact Termination:Twist On; Wire Size (AWG):14-10; Body Material:Flame retardant nylon; Contact Material:Spring Steel; Pack Quantity:100; Series:512; Size:2-#18 up to 5-#12; Voltage Rating:600V RoHS Compliant: Yes |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| QL8X12B-0CG68C | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field Programmable Gate Array (FPGA) |
| QL8X12B-0CG68I | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field Programmable Gate Array (FPGA) |
| QL8X12B-0CG68M | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field Programmable Gate Array (FPGA) |
| QL8X12B-0CG68M883C | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Military 5.0V pASIC 1 Family - Very-High-Speed CMOS FPGA |
| QL8X12B-0PF100C | 制造商:QuickLogic Corporation 功能描述:Field-Programmable Gate Array, 96 Cell, 100 Pin, Plastic, QFP |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。