- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄361297 > QLU2108-PQ208C Telecommunication IC PDF資料下載
參數(shù)資料
| 型號： | QLU2108-PQ208C |
| 英文描述： | Telecommunication IC |
| 中文描述： | 通信集成電路 |
| 文件頁數(shù)： | 8/22頁 |
| 文件大小： | 195K |
| 代理商： | QLU2108-PQ208C |
8
www.quicklogic.com
2001 QuickLogic Corporation
QLUX2108-PQ208C Device Data Sheet
NOTE:
(O) indicates optional signals.
Table 5: West Utopia Level 2 Slave Receive Interface
Pin
Mode
Description
wrxclk
In
50MHz receive byte clock. The Core samples all Utopia Receive signals on rxclk
rising edge.
wrxdata[7:0]
Out
Receive data bus.
wrxprty (O)
Out
Receive data bus parity. Standard odd or non standard even parity can be
optionally generated by the Utopia Slave Core.
When the parity generation is disabled during the Core configuration, the pin
rxprty can be let unconnected.
wrxsoc
Out
Receive start of cell. Asserted to indicate that the current word is the first word of
a cell.
wrxenb
In
Active low transmit data transfer enable.
wrxclav[0]
Out
Cell buffer available. Asserted in octet level transfers to indicate to the Master that
the FIFO is almost empty (Active low) or, in cell level transfers, to indicate to the
Master that the PHY port FIFO has space one cell available in the FIFO.
wrxclav[3:1] (O)
Out
Extra FIFO Full / Cell buffer available. In MPHY mode and when direct status
indication is selected, one rxclav signal is implemented per PHY port. The
maximum number of clav signals is limited to four.
Not used and not available.
wrxaddr(4:0)
In
Utopia receive address. When the Core operates in MPHY mode, address bus
used during polling and slave port selection. Bit 4 is the MSB.
Table 6: East Utopia Level 1 Master Transmit Interface
Pin
Mode
Description
etxclk
In
25MHz transmit byte clock. The Core samples all Utopia Transmit signals on txclk
rising edge.
etxdata[7:0]
In
Receive data bus.
erxprty (O)
In
Receive data bus parity. Standard odd or non standard even parity can be
optionally generated by the Utopia Slave Core.
When the parity generation is disabled during the Core configuration, the pin
rxprty can be let unconnected.
erxsoc
In
Receive start of cell. Asserted to indicate that the current word is the first word of
a cell.
etxenb
Out
Active low transmit data transfer enable.
etxclav
In
Cell buffer available. Asserted in octet level transfers to indicate to the Master that
the FIFO is almost empty (Active low) or, in cell level transfers, to indicate to the
Master that the PHY port FIFO has space one cell available in the FIFO.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| QLU22108-PT280C | Telecommunication IC |
| QLUM2208-PQ208C | Telecommunication IC |
| QLUM2208-PT280C | Telecommunication IC |
| QLUM2216-PQ208C | Telecommunication IC |
| QLUM2216-PT280C | Telecommunication IC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| QLX1000CSFP0132 | 制造商:Intersil 功能描述:11 GBS SFP+ 1 MTR 32 AWG CBL |
| QLX1000CSFP0532 | 功能描述:CABLE SFP+ ACTIVE 5 METERS RoHS:是 類別:電纜組件 >> 可插式 系列:- 標準包裝:1 系列:- 線纜連接器:SFP+ 位置數(shù):20 連接器類型:插頭至插頭 類型:公型至公型 緊固型:銷鎖，推挽式 特點:有源，拉片 纜線類型:圓形，雙軸 使用:外部 長度:32.80'（10m） 顏色:藍 屏蔽:屏蔽 線規(guī):28 AWG 電流 - 最大/觸點:- 頻率 - 最大:11.1 Gbps 工作溫度:0°C ~ 70°C 產(chǎn)品目錄頁面:323 (CN2011-ZH PDF) |
| QLX1000CSFP0730 | 制造商:Intersil 功能描述:11 GBS SFP+ 7 MTR 30 AWG CBL |
| QLX1000CSFP1028 | 功能描述:CABLE SFP+ ACTIVE 10 METERS RoHS:是 類別:電纜組件 >> 可插式 系列:- 標準包裝:1 系列:- 線纜連接器:SFP+ 位置數(shù):20 連接器類型:插頭至插頭 類型:公型至公型 緊固型:銷鎖，推挽式 特點:有源，拉片 纜線類型:圓形，雙軸 使用:外部 長度:32.80'（10m） 顏色:藍 屏蔽:屏蔽 線規(guī):28 AWG 電流 - 最大/觸點:- 頻率 - 最大:11.1 Gbps 工作溫度:0°C ~ 70°C 產(chǎn)品目錄頁面:323 (CN2011-ZH PDF) |
| QLX1000CSFP1524 | 功能描述:CABLE SFP+ ACTIVE 15 METERS RoHS:是 類別:電纜組件 >> 可插式 系列:- 標準包裝:1 系列:- 線纜連接器:SFP+ 位置數(shù):20 連接器類型:插頭至插頭 類型:公型至公型 緊固型:銷鎖，推挽式 特點:有源，拉片 纜線類型:圓形，雙軸 使用:外部 長度:32.80'（10m） 顏色:藍 屏蔽:屏蔽 線規(guī):28 AWG 電流 - 最大/觸點:- 頻率 - 最大:11.1 Gbps 工作溫度:0°C ~ 70°C 產(chǎn)品目錄頁面:323 (CN2011-ZH PDF) |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。