FN6982.1 November 19, 2009 Optimal Cable Boost Settings The settable equalizing filter within the QLx4300-S45 enables the device to optimally c" />
參數(shù)資料
型號(hào): QLX4300SIQSR
廠商: Intersil
文件頁數(shù): 6/21頁
文件大?。?/td> 0K
描述: IC EQUALIZER REC 3.125GBPS 46QFN
標(biāo)準(zhǔn)包裝: 100
系列: QLx™
應(yīng)用: 數(shù)據(jù)傳輸
接口: SMBus(2 線/I²C)
電源電壓: 1.1 V ~ 1.3 V
封裝/外殼: 46-WFQFN 裸露焊盤
供應(yīng)商設(shè)備封裝: 46-TQFN
包裝: 帶卷 (TR)
安裝類型: 表面貼裝
14
FN6982.1
November 19, 2009
Optimal Cable Boost Settings
The settable equalizing filter within the QLx4300-S45
enables the device to optimally compensate for
frequency-dependent attenuation across a wide variety
of channels, data rates, and encoding schemes. For the
reference channels plotted in Figure 2, Table 3 shows the
optimal boost setting when transmitting a PRBS-7 signal.
The optimal boost setting is defined as the equalizing
filter setting that minimizes the output residual jitter of
the QLx4300-S45. The settings in Table 4 represent the
optimal settings for the QLx4300-S45 across an ambient
temperature range of 0°C to +70°C. The optimal setting
at room temperature (+20°C to +40°C) is generally one
to two settings lower than the values listed in Table 3.
Register Description
The QLx4300-S45’s internal registers are listed in
Table 4. Register 1 determines whether the CP pins or
register values 2 through 21 are used to set the boost
level. When this register is set, the QLx4300-S45 uses
registers 2-6, 7-11, 12-16, and 17-21 to set the boost
level of equalizers 1, 2, 3, and 4. When register 1 is not
set, the CP pins are used to determine the boost level for
each equalizer channel. The use of five registers for each
equalizer channel allows all 32 boost levels as candidate
boost levels.
TABLE 3. OPTIMAL CABLE BOOST SETTINGS
CABLE
APPROX. LOSS @
1.5625GHz (dB)
QLx4300-S45
BOOST
Cable A
17
12
Cable B
23
16
Cable C
28
23
NOTE: Optimal boost settings should be determined on an
application-by-application basis to account for variations in
channel type, loss characteristics, and encoding schemes. The
settings in this table are presented as guidelines to be used as
a starting point for application-specific optimization.
TABLE 4. DESCRIPTION OF INTERNAL SERIAL REGISTERS
REGISTER
EQUALIZER
CHANNEL
DESCRIPTION
1
1-4
CP control override – Use registers 2 through 21 (rather than CP pins) to establish the boost
levels when this bit is set.
2
1
Equalizer setting bit 0 (LSB).
3
Equalizer setting bit 1.
4
Equalizer setting bit 2.
5
Equalizer setting bit 3.
6
Equalizer setting bit 4 (MSB).
7
2
Equalizer setting bit 0 (LSB).
8
Equalizer setting bit 1.
9
Equalizer setting bit 2.
10
Equalizer setting bit 3.
11
Equalizer setting bit 4 (MSB).
12
3
Equalizer setting bit 0 (LSB).
13
Equalizer setting bit 1.
14
Equalizer setting bit 2.
15
Equalizer setting bit 3.
16
Equalizer setting bit 4 (MSB).
17
4
Equalizer setting bit 0 (LSB).
18
Equalizer setting bit 1.
19
Equalizer setting bit 2.
20
Equalizer setting bit 3.
21
Equalizer setting bit 4 (MSB).
QLx4300-S45
相關(guān)PDF資料
PDF描述
QLX4600LIQSR IC EQUALIZER REC 6.25GBPS 46QFN
QLX4600SIQSR IC EQUALIZER REC 6.25GBPS 46QFN
R5F100GEAFB#V0 MCU 16BIT 64KB FLASH 48LQFP
R5F2135CMNFP#V0 IC MICROCONTROLLER
R5F562N8ADBG#U0 MCU 32BIT FLASH 512KROM 176LFBGA
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
QLX4300SIQT7 功能描述:接口 - 專用 4 GBS QD CH LANE EXTENDER RoHS:否 制造商:Texas Instruments 產(chǎn)品類型:1080p60 Image Sensor Receiver 工作電源電壓:1.8 V 電源電流:89 mA 最大功率耗散: 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:BGA-59
QLX4600LIQSR 功能描述:接口 - 專用 6 GBS QD CH LANE EXTENDER RoHS:否 制造商:Texas Instruments 產(chǎn)品類型:1080p60 Image Sensor Receiver 工作電源電壓:1.8 V 電源電流:89 mA 最大功率耗散: 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:BGA-59
QLX4600LIQT7 功能描述:接口 - 專用 6 GBS QD CH LANE EXTENDER RoHS:否 制造商:Texas Instruments 產(chǎn)品類型:1080p60 Image Sensor Receiver 工作電源電壓:1.8 V 電源電流:89 mA 最大功率耗散: 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:BGA-59
QLX4600MIBQ15 制造商:Intersil Corporation 功能描述:IC LINEAR
QLX4600-S30 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Quad Lane Extender