- 您現(xiàn)在的位置：買賣IC網 > PDF目錄361316 > QS5930 (Integrated Device Technology, Inc.) LOW SKEW CMOS PLL CLOCK DRIVER WITH INTEGRATED LOOP FILTER PDF資料下載
參數(shù)資料
| 型號： | QS5930 |
| 廠商： | Integrated Device Technology, Inc. |
| 英文描述： | LOW SKEW CMOS PLL CLOCK DRIVER WITH INTEGRATED LOOP FILTER |
| 中文描述： | 低偏移的CMOS PLL時鐘驅動器，帶有集成環(huán)路濾波器 |
| 文件頁數(shù)： | 4/6頁 |
| 文件大?。?/td> | 57K |
| 代理商： | QS5930 |
4
INDUSTRIAL TEMPERATURE RANGE
QS5930T
LOW SKEW CMOS PLL CLOCK DRIVER WITH INTEGRATED LOOP FILTER
NOTES:
1. See Test Loads and Waveforms for test load and termination.
2. Skew specifications apply under identical environments (loading, temperature, V
DD
, device speed grade).
3. Measured in open loop mode PLL_EN = 0.
4. Jitter is characterized with Q output at 20MHz. See Frequency Selection Table for information on proper FREQ_SEL level for specified input
frequencies.
5. t
PD
measured at device inputs at 1.5V, Q output at 28MHz.
S WIT CHING CHARACT ERIS T ICS OV ER OPERAT ING RANGE
Symbol
t
SKR
t
SKF
t
PW
t
J
t
PD
t
PZH
t
PZL
t
PHZ
t
PLZ
t
R,
t
F
Parameter
(1)
Mn.
—
—
Max.
250
350
Unit
ps
ps
ns
ns
ps
ns
Output Skew Between Rising Edges, Q
0
-Q
4
(and Q/2)
(2)
Output Skew Between Falling Edges, Q
0
-Q
4
(and Q/2)
(2)
Pulse Width, Q
0
-Q
4
, Q/2 outputs, 80MHz
Cycle-to-Cycle Jitter, F
I
> 33MHz
( 4)
SYNC Input to Feedback Delay
( 5)
Output Enable Time, OE/
RST
LOW to HIGH
( 3)
T
CY
/2
0.5
—
100
0
T
CY
/2 + 0.5
250
+400
7
Output Disable Time, OE/
RST
HIGH to LOW
( 3)
0
6
ns
Output Rise/Fall Times, 0.8V to 2V
0.4
1.5
ns
相關PDF資料 |
PDF描述 |
|---|---|
| QS5930-50TQ | LOW SKEW CMOS PLL CLOCK DRIVER WITH INTEGRATED LOOP FILTER |
| QS5930-66TQ | LOW SKEW CMOS PLL CLOCK DRIVER WITH INTEGRATED LOOP FILTER |
| QS5930T | LOW SKEW CMOS PLL CLOCK DRIVER WITH INTEGRATED LOOP FILTER |
| QS5935Q | Four Distributed-Output Clock Driver |
| QS5931-50Q | Six Distributed-Output Clock Driver |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| QS593050TQ | 制造商:QS 功能描述:NEW |
| QS5930-50TQ | 制造商:Integrated Device Technology Inc 功能描述:PLL Clock Driver Single 20-Pin SSOP |
| QS5930-66TQ | 制造商:Integrated Device Technology Inc 功能描述: |
| QS5930T | 制造商:IDT 制造商全稱:Integrated Device Technology 功能描述:LOW SKEW CMOS PLL CLOCK DRIVER WITH INTEGRATED LOOP FILTER |
| QS5931-50Q | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Six Distributed-Output Clock Driver |
發(fā)布緊急采購，3分鐘左右您將得到回復。