- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373273 > RH80532NC029256 Microprocessor PDF資料下載
參數(shù)資料
| 型號(hào)： | RH80532NC029256 |
| 元件分類： | 微處理器 |
| 英文描述： | Microprocessor |
| 中文描述： | 微處理器 |
| 文件頁(yè)數(shù)： | 20/93頁(yè) |
| 文件大?。?/td> | 2353K |
| 代理商： | RH80532NC029256 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)當(dāng)前第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)
Mobile Intel
Pentium
4 Processor-M
20
Datasheet
250686-002
NOTES:
1. Refer to
Section 5.2
for signal descriptions.
2. These AGTL+ signals do not have on-die termination. Refer to
Section 2.5
and the
ITP700 Debug Port
Design Guide
for termination requirements.
3. In processor systems where there is no debug port implemented on the system board, these signals are used
to support a debug port interposer. In systems with the debug port implemented on the system board, these
signals are no connects.
4. These signal groups are not terminated by the processor. Signals not driven by the ICH3-M component must
be terminated on the system board. Refer to
Section 2.5
, the
ITP700 Debug Port Design Guide,
and the
Mobile Intel
Pentium
4 Processor-M and Intel
845MP/845MZ Chipset Platform Design Guide
for termination
requirements and further details
.
5. The value of these pins during the active-to-inactive edge of RESET# defines the processor configuration
options. See
Section 7.1
for details.
Table 3. System Bus Pin Groups
Signal Group
Type
Signals
1
AGTL+ Common Clock Input
Common
clock
BPRI#, DEFER#, RESET#
2
, RS[2:0]#, RSP#, TRDY#
AGTL+ Common Clock I/O
Synchronous
AP[1:0]#, ADS#, BINIT#, BNR#, BPM[5:0]#
2
, BR0#
2
,
DBSY#, DP[3:0]#, DRDY#, HIT#, HITM#, LOCK#,
MCERR#
AGTL+ Source Synchronous
I/O
Source
Synchronous
AGTL+ Strobes
Common
Clock
ADSTB[1:0]#, DSTBP[3:0]#, DSTBN[3:0]#
Asynchronous GTL+ Input
4,5
Asynchronous
A20M#, DPSLP#, GHI#, IGNNE#, INIT#
5
, LINT0/INTR,
LINT1/NMI, SMI#
, SLP#, STPCLK#
Asynchronous GTL+ Output
4
Asynchronous
FERR#/PBE#, IERR#
2
, THERMTRIP#, PROCHOT#
TAP Input
4
Synchronous
to TCK
TCK, TDI, TMS, TRST#
TAP Output
4
Synchronous
to TCK
TDO
System Bus Clock
N/A
BCLK[1:0], ITP_CLK[1:0]
3
Power/Other
N/A
V
, V
, V
, VCCVID, VID[4:0], V
, V
SSA
,
GTLREF[3:0], COMP[1:0], NC, TESTHI[5:0],
TESTHI[10:8], ITPCLKOUT[1:0], THERMDA, THERMDC,
PWRGOOD, SKTOCC#, V
CC_SENSE
, V
SS_SENSE,
BSEL[1:0], DBR#
Signals
Associated Strobe
REQ[4:0]#, A[16:3]#
5
ADSTB0#
A[35:17]#
5
ADSTB1#
D[15:0]#, DBI0#
DSTBP0#, DSTBN0#
D[31:16]#, DBI1#
DSTBP1#, DSTBN1#
D[47:32]#, DBI2#
DSTBP2#, DSTBN2#
D[63:48]#, DBI3#
DSTBP3#, DSTBN3#
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| RH80532NC033256 | Microprocessor |
| RHE070 | Poly Switch PTC DEVICES |
| RHE1000 | Poly Switch PTC DEVICES |
| RHE1300 | Poly Switch PTC DEVICES |
| RHE1500 | Poly Switch PTC DEVICES |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| RH80532NC033256 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Microprocessor |
| RH80532NC049256 | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| RH80532NC049256S L8SB | 制造商:Intel 功能描述:INTEL CELERON PROCESSOR AVAILABLE AT 1.60 GHZ, 1.8 GHZ, 2.00 GHZ, 2.2 GHZ |
| RH80532NC049256S-L8SB | 制造商:Intel 功能描述:INTEL CELERON PROCESSOR AVAILABLE AT 1.60 GHZ, 1.8 GHZ, 2.00 GHZ, 2.2 GHZ |
| RH80532NC056256 | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。