- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄376313 > RM7000-200S (PMC-Sierra, Inc.) RM7000⑩ Microprocessor with On-Chip Secondary Cache Datasheet Released PDF資料下載
參數(shù)資料
| 型號(hào)： | RM7000-200S |
| 廠商： | PMC-Sierra, Inc. |
| 英文描述： | RM7000⑩ Microprocessor with On-Chip Secondary Cache Datasheet Released |
| 中文描述： | RM7000⑩微處理器與片上二級(jí)高速緩存數(shù)據(jù)發(fā)布 |
| 文件頁數(shù)： | 32/54頁 |
| 文件大小： | 901K |
| 代理商： | RM7000-200S |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁當(dāng)前第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁
Proprietary and Confidential to PMC-Sierra, Inc and for its Customer
’
s Internal Use
Document ID: PMC-2002175, Issue 1
32
RM7000
Microprocessor with On-Chip Secondary Cache Datasheet
Released
The
“
Hint
”
field of the data prefetch instruction is used to specify the action taken by the
instruction. The instruction can operate normally (that is, fetching data as if for a load operation) or
it can allocate and fill a cache line with zeroes on a primary data cache miss.
4.31 Enhanced Write Modes
Like previous MIPS processor designs, the RM7000 implements two enhancements to the original
R4000 write mechanism: Write Reissue and Pipeline Writes. In write reissue mode, a write rate of
one write every two bus cycles can be achieved. A write issues if
WrRdy*
is asserted two cycles
earlier and is still asserted during the issue cycle. If it is not still asserted then the last write will
reissue. Pipelined writes have the same two bus cycle write repeat rate, but can issue one
additional write following the deassertion of
WrRdy*
.
4.32 External Requests
The RM7000 can respond to certain requests issued by an external device. These requests take one
of two forms:
Write
requests and
Null
requests. An external device executes a write request when it
wishes to update one of the processors writable resources such as the internal interrupt register. A
null request is executed when the external device wishes the processor to reassert ownership of the
processor external interface. Typically a null request will be executed after an external device, that
has acquired control of the processor interface via
ExtRqst*
, has completed an independent
transaction between itself and system memory in a system where memory is connected directly to
the
SysAD
bus. Normally this transaction would be a DMA read or write from the I/O system.
4.33 Test/Breakpoint Registers
To increase both observability and controllability of the processor thereby easing hardware and
software debugging, a pair of Test/Break-point, or Watch, registers, Watch1 and Watch2, have
been added to the RM7000. Each Watch register can be separately enabled to watch for a load
address, a store address, or an instruction address. All address comparisons are done on physical
addresses. An associated register, Watch Mask, has also been added so that either or both of the
Watch registers can compare against an address range rather than a specific address. The range
granularity is limited to a power of two.
When enabled, a match of either Watch register results in an exception. If the Watch is enabled for
a load or store address then the exception is the Watch exception as defined for the R4000 with
Cause exception code twenty-three. If the Watch is enabled for instruction addresses then a newly
defined Instruction Watch exception is taken and the Cause code is sixteen. The Watch register
which caused the exception is indicated by Cause bits 25..24. Table 9 summarizes a Watch
operation.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| RM7000-200T | RM7000⑩ Microprocessor with On-Chip Secondary Cache Datasheet Released |
| RM7000-225S | RM7000⑩ Microprocessor with On-Chip Secondary Cache Datasheet Released |
| RM7000-250S | RM7000⑩ Microprocessor with On-Chip Secondary Cache Datasheet Released |
| RM7000-250T | RM7000⑩ Microprocessor with On-Chip Secondary Cache Datasheet Released |
| RM7000-263S | RM7000⑩ Microprocessor with On-Chip Secondary Cache Datasheet Released |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| RM7000-250S | 制造商:QED 功能描述:Microprocessor, 64 Bit, 304 Pin, Plastic, BGA |
| RM7000263S | 制造商:QED 功能描述:* |
| RM7000-263S | 制造商:QED 功能描述:Microprocessor, 64 Bit, 304 Pin, Plastic, BGA 制造商:Quantum Effect Design 功能描述:Microprocessor, 64 Bit, 304 Pin, Plastic, BGA |
| RM7000-266T | 制造商:QED 功能描述:Microprocessor, 64 Bit, 304 Pin, Plastic, BGA |
| RM7000-300T | 制造商:QED 功能描述: 制造商:QED 功能描述:Microprocessor, 64 Bit, 304 Pin, Plastic, BGA |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。