參數(shù)資料
型號(hào): RM7000-300T
廠商: PMC-SIERRA INC
元件分類: 微控制器/微處理器
英文描述: RM7000⑩ Microprocessor with On-Chip Secondary Cache Datasheet Released
中文描述: 64-BIT, 300 MHz, RISC PROCESSOR, PBGA304
封裝: 31 X 31 MM, TBGA-304
文件頁(yè)數(shù): 42/54頁(yè)
文件大?。?/td> 901K
代理商: RM7000-300T
Proprietary and Confidential to PMC-Sierra, Inc and for its Customer
s Internal Use
Document ID: PMC-2002175, Issue 1
42
RM7000
Microprocessor with On-Chip Secondary Cache Datasheet
Released
Table 20
Interrupt Interface Pins
Pin Name
Int*(9:0)
Table 21
JTAG Interface Pins
Pin Name
JTDI
Table 22
Initialization Interface Pins
Pin Name
Type
BigEndian
Input
Type
Input
Description
Interrupt
Ten general processor interrupts, bit-wise ORed with bits 9:0 of the
interrupt register.
Non-maskable interrupt
Non-maskable interrupt, ORed with bit 15 of the interrupt register (bit 6
in R5000 compatibility mode).
NMI*
Input
Type
Input
Description
JTAG data in
JTAG serial data in.
JTAG clock input
JTAG serial clock input.
JTAG data out
JTAG serial data out.
JTAG command
JTAG command signal, signals that the incoming serial data is
command data.
JTCK
Input
JTDO
Output
JTMS
Input
Description
Big Endian / Little Endian Control
Allows the system to change the processor addressing mode without
rewriting the mode ROM.
Vcc is OK
When asserted, this signal indicates to the RM7000 that the 2.5V
power supply has been above 2.25V for more than 100 milliseconds
and will remain stable. The assertion of VccOK initiates the reading of
the boot-time mode control serial stream.
Cold Reset
This signal must be asserted for a power on reset or a cold reset.
ColdReset must be de-asserted synchronously with SysClock.
Reset
This signal must be asserted for any reset sequence. It may be
asserted synchronously or asynchronously for a cold reset, or
synchronously to initiate a warm reset. Reset must be de-asserted
synchronously with SysClock.
Boot Mode Clock
Serial boot-mode data clock output at the system clock frequency
divided by two hundred and fifty six.
Boot Mode Data In
Serial boot-mode data input.
VccOK
Input
ColdReset*
Input
Reset*
Input
ModeClock
Output
ModeIn
Input
相關(guān)PDF資料
PDF描述
RM7935 64-bit Microprocessors with Integrated L2 Cache and EJTAG
RM7965 64-bit Microprocessors with Integrated L2 Cache and EJTAG
RMLA3565-58 Wideband Low Noise MMIC Amplifier
RMLA3565A-58 Wideband Low Noise MMIC Amplifier
RN1102 Isolated Resistor Termination Network
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
RM7000A 制造商:PMC 制造商全稱:PMC 功能描述:64-Bit MIPS RISC Microprocessor with Integrated L2 Cache
RM7000A-300T 制造商:Quantum Effect Devices 功能描述:64-BIT, 300 MHz, MICROPROCESSOR, 304 Pin Plastic BGA
RM7000A-350T 制造商:PMC-Sierra 功能描述:Microprocessor, 64 Bit, 304 Pin, Plastic, BGA
RM7000A-350TI 制造商:PMC 制造商全稱:PMC 功能描述:RM7000Aa?¢ Microprocessor with On-Chip Secondary Cache Data Sheet Released