RM7000A
Microprocessor with On-Chip Secondary Cache Datasheet
Proprietary and Confidential to PMC-Sierra, Inc and for its Customer
’
s Internal Use
Document ID: PMC-2002175, Issue 1
8
Released
List of Tables
Table 1
Table 2
Table 3
Table 4
Table 5
Table 6
Table 7
Table 8
Table 9
Table 10 Performance Counter Control .....................................................................................34
Table 11 Cause Register ...........................................................................................................36
Table 12 Interrupt Control Register ...........................................................................................36
Table 13 IPLLO Register ...........................................................................................................36
Table 14 IPLHI Register ............................................................................................................36
Table 15 Interrupt Vector Spacing .............................................................................................37
Table 16 Boot Time Mode Stream .............................................................................................38
Table 17 System interface Pins .................................................................................................39
Table 18 Clock/control interface Pins ........................................................................................40
Table 19 Tertiary cache interfacePins .......................................................................................41
Table 20 Interrupt Interface Pins ...............................................................................................42
Table 21 JTAG Interface Pins ....................................................................................................42
Table 22 Initialization Interface Pins ..........................................................................................42
Instruction Issue Rules ...............................................................................................12
Dual Issue Instruction Classes ...................................................................................13
ALU Operations .........................................................................................................15
Integer Multiply/Divide Operations ..............................................................................15
Floating Point Latencies and Repeat Rates ...............................................................17
Cache Attributes .........................................................................................................26
Cache Locking Control ...............................................................................................26
Penalty Cycles ............................................................................................................27
Watch Control Register ...............................................................................................33