參數(shù)資料
型號: RTL8305S
廠商: Electronic Theatre Controls, Inc.
英文描述: 5-PORT 10/100 MBPS SINGLE CHIP SWITCH CONTROLLER
中文描述: 5端口10/100 Mbps單片開關(guān)控制器
文件頁數(shù): 10/24頁
文件大?。?/td> 417K
代理商: RTL8305S
RTL8305S
2002/02/19
Rev. 1.2
10
6.2.2 Buffer Management
The 1M bit embedded memory buffer is divided into a packet buffer, which is used for data buffering, and a page pointer block
(PPB), which is used by the buffer manager. The Packet buffer is constructed of approximately 512 256-byte pages. Each page
includes 8-bytes of header information, which consists of next page pointer, packet byte count, and 248 bytes of data. The
linked pages construct a whole received packet which will be forwarded later according to its destination. The buffer manager
gets free page pointers from PPB and releases to each port to provide space for incoming packet buffering. When the buffer
manager can not support free page pointers any more, it indicates a buffer full condition and 802.3x flow control or back
pressure congestion control is implemented. If no flow control algorithms are activated, packets are dropped.
6.2.3 Data Reception
Each port contains a Receive FIFO for incoming packets, which are from physical medium, and a Free Page Pointer FIFO for
packet buffering indexes. Free Page Pointers are obtained from the Buffer Manager. Once a packet is received, it is segmented
into 248-byte pieces (as is fit into pages) and then moved into a packet buffer by the Receive DMA Engine with an 8-byte
header in every page.
6.2.4 Data Forwarding
Each port contains a Transmit FIFO, a Transmit Free Page Pointer FIFO and a Transmit Start Address Queue. The Transmit
Free Page Pointer FIFO stores Free Pages Pointers which have just been released from transmitted packets, and will return
these Free Pages to the Buffer Manager for buffering indexes of the next incoming packets. The Transmit Start Address Queue
keeps the first page pointer of every egress packet, which is from the transmit command issued by the reception port (source
port). The destination ports identify every transmit command on the global bus and receive it if they are the outlets. Finally, the
Transmit DMA engine of each port starts the DMA to move the pages (which construct a whole packet) to Transmit FIFO and
then to the physical medium. For broadcast packets, it’s the duty of the last port which finishes the transmission action last to
return the Transmit Free Page Pointers to the Buffer Manager.
Buffer Manager
Free Page Pointers
Free Page Pointer FIFO
Frame Buffer
Page177 PTR
Page193 PTR
Page189 PTR
Page180 PTR
Page189
Page193
Page177
Page180
相關(guān)PDF資料
PDF描述
RTL8308B REALTEK SINGLE CHIP 8-PORT 10/100 ETHERNET SWITCH CONTROLLER WITH EMBEDDED MEMORY
RTL8309SB SINGLE-CHIP 9-PORT 10/100MBPS SWITCH CONTROLLER
RTS0072 VOICE CHANGER
RTS0072B VOICE CHANGER
RU4D SDR Cable Assembly; Connector Type A:micro D Ribbon Plug; Connector Type B:micro D Ribbon Plug; Cable Length:2m; No. of Contacts:26; Pitch Spacing:0.8mm RoHS Compliant: Yes
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
RTL8305SB 制造商:未知廠家 制造商全稱:未知廠家 功能描述:RTL8305SB
RTL8305SC 制造商:未知廠家 制造商全稱:未知廠家 功能描述:用于100M網(wǎng)絡(luò)交換
RTL8305SC-LF 制造商:Realtek Semiconductor 功能描述:
RTL8308B 制造商:Realtek Semiconductor 功能描述:8-PORT 10/100 ETHERNET SWITCH CONTROLLER WITH EMBEDDED MEMORY, PQFP128
RTL8309SB 制造商:未知廠家 制造商全稱:未知廠家 功能描述:SINGLE-CHIP 9-PORT 10/100MBPS SWITCH CONTROLLER