參數(shù)資料
型號(hào): S29GL128N11FAIVH0
廠商: SPANSION LLC
元件分類: PROM
英文描述: 16M X 16 FLASH 3V PROM, 110 ns, PBGA64
封裝: 10 X 13 MM, 1 MM PITCH, FBGA-64
文件頁(yè)數(shù): 50/74頁(yè)
文件大小: 1593K
代理商: S29GL128N11FAIVH0
52
S29GL-N
S29GL-N_01_A0 May 1, 2006
Da ta
Sh e e t
12.3
DQ6: Toggle Bit I
Toggle Bit I on DQ6 indicates whether an Embedded Program or Erase algorithm is in progress or complete,
or whether the device has entered the Erase Suspend mode. Toggle Bit I may be read at any address, and is
valid after the rising edge of the final WE# pulse in the command sequence (prior to the program or erase
operation), and during the sector erase time-out.
During an Embedded Program or Erase algorithm operation, successive read cycles to any address cause
DQ6 to toggle. The system may use either OE# or CE# to control the read cycles. When the operation is
complete, DQ6 stops toggling.
After an erase command sequence is written, if all sectors selected for erasing are protected, DQ6 toggles for
approximately 100 s, then returns to reading array data. If not all selected sectors are protected, the
Embedded Erase algorithm erases the unprotected sectors, and ignores the selected sectors that are
protected.
The system can use DQ6 and DQ2 together to determine whether a sector is actively erasing or is erase-
suspended. When the device is actively erasing (that is, the Embedded Erase algorithm is in progress), DQ6
toggles. When the device enters the Erase Suspend mode, DQ6 stops toggling. However, the system must
also use DQ2 to determine which sectors are erasing or erase-suspended. Alternatively, the system can use
If a program address falls within a protected sector, DQ6 toggles for approximately 1 s after the program
command sequence is written, then returns to reading array data.
DQ6 also toggles during the erase-suspend-program mode, and stops toggling once the Embedded Program
algorithm is complete.
Table 12.1 on page 55 shows the outputs for Toggle Bit I on DQ6. Figure 12.2 on page 53 shows the toggle
bit algorithm. Figure 18.8 on page 65 shows the toggle bit timing diagrams. Figure 18.9 on page 65 shows
the differences between DQ2 and DQ6 in graphical form. See also DQ2: Toggle Bit II on page 54.
相關(guān)PDF資料
PDF描述
S29GL128N11FFIVH2 16M X 16 FLASH 3V PROM, 110 ns, PBGA64
S29JL032J70TFI213 2M X 16 FLASH 3V PROM, 70 ns, PDSO48
S29PL032J65BFI150 2M X 16 FLASH 3V PROM, 65 ns, PBGA56
S29PL127J70BFI000 8M X 16 FLASH 3V PROM, 70 ns, PBGA80
S29XS064R0PBHW010 4M X 16 FLASH 1.8V PROM, 80 ns, PBGA44
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
S29GL128N11FFA010 制造商:Spansion 功能描述:
S29GL128N11FFA013 制造商:Spansion 功能描述:
S29GL128N11FFI010 制造商:Spansion 功能描述:Flash - NOR IC
S29GL128N11FFI020 制造商:Spansion 功能描述: 制造商:Spansion 功能描述:Flash - NOR IC
S29GL128N11FFIIH0 制造商:Spansion 功能描述:NOR Flash Parallel 3V/3.3V 128Mbit 16M/8M x 8bit/16bit 110ns 64-Pin Fortified BGA Tray