參數(shù)資料
型號: S71GL064A04BFI0B3
廠商: Spansion Inc.
英文描述: Stacked Multi-Chip Product (MCP) Flash Memory and RAM
中文描述: 堆疊式多芯片產(chǎn)品(MCP)的閃存和RAM
文件頁數(shù): 58/102頁
文件大小: 1606K
代理商: S71GL064A04BFI0B3
March 31, 2005 S71GL032A_00_A0
S71GL032A Based MCPs
59
Advance
Informatio n
DQ6: Toggle Bit I
Toggle Bit I on DQ6 indicates whether an Embedded Program or Erase algorithm
is in progress or complete, or whether the device has entered the Erase Suspend
mode. Toggle Bit I may be read at any address, and is valid after the rising edge
of the final WE# pulse in the command sequence (prior to the program or erase
operation), and during the sector erase time-out.
During an Embedded Program or Erase algorithm operation, successive read cy-
cles to any address cause DQ6 to toggle. The system may use either OE# or CE#
to control the read cycles. When the operation is complete, DQ6 stops toggling.
After an erase command sequence is written, if all sectors selected for erasing
are protected, DQ6 toggles for approximately 100 s, then returns to reading
array data. If not all selected sectors are protected, the Embedded Erase algo-
rithm erases the unprotected sectors, and ignores the selected sectors that are
protected.
The system can use DQ6 and DQ2 together to determine whether a sector is ac-
tively erasing or is erase-suspended. When the device is actively erasing (that is,
the Embedded Erase algorithm is in progress), DQ6 toggles. When the device en-
ters the Erase Suspend mode, DQ6 stops toggling. However, the system must
also use DQ2 to determine which sectors are erasing or erase-suspended. Alter-
natively, the system can use DQ7 (see the subsection on DQ7: Data# Polling).
If a program address falls within a protected sector, DQ6 toggles for approxi-
mately 1 s after the program command sequence is written, then returns to
reading array data.
DQ6 also toggles during the erase-suspend-program mode, and stops toggling
once the Embedded Program algorithm is complete.
Table 23 shows the outputs for Toggle Bit I on DQ6. Figure 8 shows the toggle bit
algorithm. Figure 20 in the “AC Characteristics” section shows the toggle bit tim-
ing diagrams. Figure 21 shows the differences between DQ2 and DQ6 in graphical
form. See also the subsection on DQ2: Toggle Bit II.
相關(guān)PDF資料
PDF描述
S71GL064A04BFI0F3 Stacked Multi-Chip Product (MCP) Flash Memory and RAM
S71GL064A04BFI0F2 Stacked Multi-Chip Product (MCP) Flash Memory and RAM
S71GL064A04BFW0B2 Stacked Multi-Chip Product (MCP) Flash Memory and RAM
S71GL064A04BFW0B3 Stacked Multi-Chip Product (MCP) Flash Memory and RAM
S71GL064A04BFW0F2 Stacked Multi-Chip Product (MCP) Flash Memory and RAM
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
S71GL064A04BFI0F0 制造商:SPANSION 制造商全稱:SPANSION 功能描述:Stacked Multi-Chip Product (MCP) Flash Memory and RAM
S71GL064A04BFI0F2 制造商:SPANSION 制造商全稱:SPANSION 功能描述:Stacked Multi-Chip Product (MCP) Flash Memory and RAM
S71GL064A04BFI0F3 制造商:SPANSION 制造商全稱:SPANSION 功能描述:Stacked Multi-Chip Product (MCP) Flash Memory and RAM
S71GL064A04BFW0B0 制造商:SPANSION 制造商全稱:SPANSION 功能描述:Stacked Multi-Chip Product (MCP) Flash Memory and RAM
S71GL064A04BFW0B2 制造商:SPANSION 制造商全稱:SPANSION 功能描述:Stacked Multi-Chip Product (MCP) Flash Memory and RAM