參數(shù)資料
型號: SA8028
廠商: NXP Semiconductors N.V.
英文描述: 2.5 GHz sigma delta fractional-N / 760 MHz IF integer frequency synthesizers
中文描述: 2.5千兆赫Σ-Δ小數(shù)N /中頻整數(shù)760兆赫的頻率合成器
文件頁數(shù): 15/28頁
文件大?。?/td> 278K
代理商: SA8028
Philips Semiconductors
Product data
SA8028
2.5 GHz sigma delta fractional-N /
760 MHz IF integer frequency synthesizers
2002 Feb 22
15
Table 6. Kn values for the fractional divider
A21
A20
A19
A18
A17
A16
A15
A14
A13
A12
A11
A10
A9
A8
A7
A6
A5
A4
A3
A2
A1
A0
Kn
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
1
1
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
1
0
2
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
1
1
3
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
1
0
0
4
1
0
1
1
0
1
0
1
0
0
0
1
0
0
1
0
1
0
1
1
1
0
2966702
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
0
4194302
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
4194303
2.4
B-word register
Table 7. B-word, length 24 bits
Last IN
Address
<21>
<20>
<19>
<18>
<17>
<16>
<15>
<14>
<13>
<12>
<11>
Reset
bit
<10>
Power Down
<9>
<8>
<7>
<6>
RF Divider integer ratio N
<5>
<4>
<3>
<2>
<1>
<0>
Reference divider ratio Rn
0
Default:
B-word address
R-Divider
Reset bit
Power-down
N-Divider
1
R9
0
R8
0
R7
0
R6
1
Fixed to 01
R0..R9, Reference divider values, see section “characteristics” for allowed divider ratios.
1
Pdref : powers down (=resets) the reference divider
See Truth Table 9
Nn sets the integer part of the RF divider ratio, see section “characteristics” for allowed ratios.
R5
0
R4
1
R3
0
R2
0
R1
0
R0
1
PDref
0
IF
1
RF
1
N8
0
N7
0
N6
1
N5
1
N4
0
N3
1
N2
1
N1
0
N0
0
2.4.1
Programming the RF divider to obtain the desired VCO output frequency is done by programming the B-word followed by the A-word. The
integer divider bits N<8:0> are in the B-word, whereas the fractional divider bits Kn<22:1> are in the A-word. Allowable integer division ratios are
shown in Table 8. The N value, from Equation (2), is simply the whole number of times the reference frequency goes into the desired VCO
output frequency. Recall that the reference frequency for the RF loop is not reduced prior to the phase detector. In other words, the frequency at
the input of the REFin is the comparison frequency.
The RF divider <B8:B0>
N
f
VCO
f
ref
MODULO
fVCO
fref
f
ref
(2)
N
900
MHz
19.68
MHz
MODULO
19.68
MHz
900
MHz
19.68
MHz
N
45.7317073170...
14.4
19.68
45
相關(guān)PDF資料
PDF描述
SA8028W ECONOLINE: RB & RA - Dual Output from a Single Input Rail- Power Sharing on Output- Industry Standard Pinout- 1kVDC & 2kVDC Isolation- Custom Solutions Available- UL94V-0 Package Material- Efficiency to 85%
SA90-0001 Vector Modulator, 1.94 to 2.24 GHz
SA90-0001-DC000 Dual Linear Driver for Vector Modulators
SA90-0001TR Vector Modulator, 1.94 to 2.24 GHz
SA900 I/Q transmit modulator
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
SA8028W 功能描述:鎖相環(huán) - PLL 2.5GHZ 760MHZ PLL SYNTHESIZER RoHS:否 制造商:Silicon Labs 類型:PLL Clock Multiplier 電路數(shù)量:1 最大輸入頻率:710 MHz 最小輸入頻率:0.002 MHz 輸出頻率范圍:0.002 MHz to 808 MHz 電源電壓-最大:3.63 V 電源電壓-最小:1.71 V 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:QFN-36 封裝:Tray
SA8028W,518 功能描述:時鐘合成器/抖動清除器 2.5GHZ 760MHZ PLL RoHS:否 制造商:Skyworks Solutions, Inc. 輸出端數(shù)量: 輸出電平: 最大輸出頻率: 輸入電平: 最大輸入頻率:6.1 GHz 電源電壓-最大:3.3 V 電源電壓-最小:2.7 V 封裝 / 箱體:TSSOP-28 封裝:Reel
SA8028W,557 功能描述:鎖相環(huán) - PLL 2.5GHZ 760MHZ PLL RoHS:否 制造商:Silicon Labs 類型:PLL Clock Multiplier 電路數(shù)量:1 最大輸入頻率:710 MHz 最小輸入頻率:0.002 MHz 輸出頻率范圍:0.002 MHz to 808 MHz 電源電壓-最大:3.63 V 電源電壓-最小:1.71 V 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:QFN-36 封裝:Tray
SA8028WGE 功能描述:IC PLL FREQ SYNTHESIZER 24-HBCC RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 時鐘發(fā)生器,PLL,頻率合成器 系列:- 標準包裝:39 系列:- 類型:* PLL:帶旁路 輸入:時鐘 輸出:時鐘 電路數(shù):1 比率 - 輸入:輸出:1:10 差分 - 輸入:輸出:是/是 頻率 - 最大:170MHz 除法器/乘法器:無/無 電源電壓:2.375 V ~ 3.465 V 工作溫度:0°C ~ 70°C 安裝類型:* 封裝/外殼:* 供應(yīng)商設(shè)備封裝:* 包裝:*
SA8028W-T 功能描述:時鐘合成器/抖動清除器 2.5GHZ 760MHZ PLL SYNTHESIZER RoHS:否 制造商:Skyworks Solutions, Inc. 輸出端數(shù)量: 輸出電平: 最大輸出頻率: 輸入電平: 最大輸入頻率:6.1 GHz 電源電壓-最大:3.3 V 電源電壓-最小:2.7 V 封裝 / 箱體:TSSOP-28 封裝:Reel