- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄372108 > SA8028 (NXP Semiconductors N.V.) 2.5 GHz sigma delta fractional-N / 760 MHz IF integer frequency synthesizers PDF資料下載
參數(shù)資料
| 型號： | SA8028 |
| 廠商： | NXP Semiconductors N.V. |
| 英文描述： | 2.5 GHz sigma delta fractional-N / 760 MHz IF integer frequency synthesizers |
| 中文描述： | 2.5千兆赫Σ-Δ小數(shù)N /中頻整數(shù)760兆赫的頻率合成器 |
| 文件頁數(shù)： | 16/28頁 |
| 文件大?。?/td> | 278K |
| 代理商： | SA8028 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁當前第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁
Philips Semiconductors
Product data
SA8028
2.5 GHz sigma delta fractional-N /
760 MHz IF integer frequency synthesizers
2002 Feb 22
16
Table 8. Allowable integer values (N) for the RF divider
<B8>
<B7>
<B6>
<B5>
<B4>
<B3>
<B2>
<B1>
<B0>
N
0
0
0
1
0
0
0
0
1
33
—
—
—
—
—
—
—
—
—
…
—
—
—
—
—
—
—
—
—
…
—
—
—
—
—
—
—
—
—
…
—
—
—
—
—
—
—
—
—
…
1
1
1
1
1
1
1
0
1
509
2.4.2
If the chip is programmed while in power-up mode, the loading of the A-word and of the N values in the B-word are synchronized to the RF
divider output pulse. The data takes effect internally on the second falling edge of the RF divider output pulse after STROBE has gone high at
the end of the A-word. STROBE does not need to be held high until that second falling edge of the RF divider output pulse has occurred.
Power–down <B10:B9>
If the chip is programmed while in power-down mode, this synchronization scheme is disabled. The fully static CMOS design uses virtually no
current when the bus is inactive. It can always capture new programmed data, even during power-down.
To take advantage of the program register pre-loading capability while the device is in power-down mode, the B-word needs to be sent a second
time (i.e. again, after the A-word), with the PD bits now programmed for power-up. If power-up mode is to be controlled by hardware, the PON
signal must be toggled only after the A-word has been sent and STROBE has gone high and then low.
When the synthesizer is reactivated after power-down mode, the IF and reference dividers are synchronized to avoid random phase errors on
power-up. There is no power-up synchronization between the RF divider and the reference clock. However, after power-up, there is a delay of
four edges (i.e. 1.5 cycles) of the output clock of the reference divider before the RF phase detector is activated. That means the reference
divider must be powered up for the RF phase detector to become active.
When initially applying or re-applying power to the chip, an internal power-up reset pulse is generated which sets the programming-words to
their default values and also resets the sigma-delta modulator to its “all-0” state. It is also recommended that the D-word be manually reset to all
zeros, following initial power-up, to avoid unknown states.
Table 9. Power-down Truth Table
PON
IF
<B10>
RF
<B9>
IF
RF
0
0
0
OFF
OFF
0
0
1
OFF
ON
0
1
0
ON
OFF
0
1
1
ON
ON
1
0
0
ON
ON
1
0
1
ON
OFF
1
1
0
OFF
ON
1
1
1
OFF
OFF
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SA8028W | ECONOLINE: RB & RA - Dual Output from a Single Input Rail- Power Sharing on Output- Industry Standard Pinout- 1kVDC & 2kVDC Isolation- Custom Solutions Available- UL94V-0 Package Material- Efficiency to 85% |
| SA90-0001 | Vector Modulator, 1.94 to 2.24 GHz |
| SA90-0001-DC000 | Dual Linear Driver for Vector Modulators |
| SA90-0001TR | Vector Modulator, 1.94 to 2.24 GHz |
| SA900 | I/Q transmit modulator |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SA8028W | 功能描述:鎖相環(huán) - PLL 2.5GHZ 760MHZ PLL SYNTHESIZER RoHS:否 制造商:Silicon Labs 類型:PLL Clock Multiplier 電路數(shù)量:1 最大輸入頻率:710 MHz 最小輸入頻率:0.002 MHz 輸出頻率范圍:0.002 MHz to 808 MHz 電源電壓-最大:3.63 V 電源電壓-最小:1.71 V 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:QFN-36 封裝:Tray |
| SA8028W,518 | 功能描述:時鐘合成器/抖動清除器 2.5GHZ 760MHZ PLL RoHS:否 制造商:Skyworks Solutions, Inc. 輸出端數(shù)量: 輸出電平: 最大輸出頻率: 輸入電平: 最大輸入頻率:6.1 GHz 電源電壓-最大:3.3 V 電源電壓-最小:2.7 V 封裝 / 箱體:TSSOP-28 封裝:Reel |
| SA8028W,557 | 功能描述:鎖相環(huán) - PLL 2.5GHZ 760MHZ PLL RoHS:否 制造商:Silicon Labs 類型:PLL Clock Multiplier 電路數(shù)量:1 最大輸入頻率:710 MHz 最小輸入頻率:0.002 MHz 輸出頻率范圍:0.002 MHz to 808 MHz 電源電壓-最大:3.63 V 電源電壓-最小:1.71 V 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:QFN-36 封裝:Tray |
| SA8028WGE | 功能描述:IC PLL FREQ SYNTHESIZER 24-HBCC RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 時鐘發(fā)生器，PLL，頻率合成器 系列:- 標準包裝:39 系列:- 類型:* PLL:帶旁路 輸入:時鐘 輸出:時鐘 電路數(shù):1 比率 - 輸入:輸出:1:10 差分 - 輸入:輸出:是/是 頻率 - 最大:170MHz 除法器/乘法器:無/無 電源電壓:2.375 V ~ 3.465 V 工作溫度:0°C ~ 70°C 安裝類型:* 封裝/外殼:* 供應(yīng)商設(shè)備封裝:* 包裝:* |
| SA8028W-T | 功能描述:時鐘合成器/抖動清除器 2.5GHZ 760MHZ PLL SYNTHESIZER RoHS:否 制造商:Skyworks Solutions, Inc. 輸出端數(shù)量: 輸出電平: 最大輸出頻率: 輸入電平: 最大輸入頻率:6.1 GHz 電源電壓-最大:3.3 V 電源電壓-最小:2.7 V 封裝 / 箱體:TSSOP-28 封裝:Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。