- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄372108 > SAA2023 (NXP Semiconductors N.V.) Drive processor for DCC systems PDF資料下載
參數(shù)資料
| 型號： | SAA2023 |
| 廠商： | NXP Semiconductors N.V. |
| 英文描述： | Drive processor for DCC systems |
| 中文描述： | 戴納信貸驅(qū)動處理器的系統(tǒng) |
| 文件頁數(shù)： | 9/56頁 |
| 文件大?。?/td> | 274K |
| 代理商： | SAA2023 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁當(dāng)前第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁
May 1994
9
Philips Semiconductors
Preliminary specification
Drive processor for DCC systems
SAA2023
A simplified block diagram of the SAA2023 is shown in
Fig.1.
DCC drive processing
The SAA2023 provides the following functions for the DCC
drive processing.
P
LAYBACK MODES
Analog-to-digital conversion
Tape channel equalization
Tape channel data and clock recovery
10-to-8 demodulation
Data placement in system RAM
C1 and C2 error correction decoding
Interfacing to sub-band serial PASC interface
Interfacing to microcontroller for SYSINFO and AUX
data
Capstan control for tape deck.
R
ECORD MODES
Interfacing to sub-band serial PASC interface
C1 and C2 error correction encoding
Formatting for tape transfer
8-to-10 modulation
Interfacing to microcontroller for SYSINFO and AUX
data
Capstan control for tape deck, programmable by
microcontroller.
S
EARCH MODE
Detection and interpretation of AUX envelope
information
AUX envelope counting
Search speed estimation.
Tape Formatting and Error (TFE) correction module
The TFE module has 3 basic modes of operation as shown
in Table 1.
Table 1
Basic modes of TFE module.
TFE
REGISTERS
The TFE module has 8 writable and 5 readable registers
that are accessible via the L3 interface, one write register
(CMD) and four read registers (STATUS0 to STATUS3)
which are directly addressable, the other registers are
indirectly addressable via commands sent to the CMD
register. The registers are named as shown in Table 2.
Table 2
TFE register names.
Note
1.
The 4 LSBs of register ‘SET3’ set RAM type (RType)
and RAM timing (RTim). See Table 3.
For normal operation the 4 MSBs of register ‘SET3’
should be logic 0.
MODE
EXPLANATION
DPAP
audio and SYSINFO (main data) play;
AUX play
audio and SYSINFO (main data) play;
AUX record
audio and SYSINFO (main data) record;
AUX record
DPAR
DRAR
REGISTER NAME
READ/WRITE
CMD
STATUS0
STATUS1
STATUS2
STATUS3
SET0
SET1
SET2
SET3
(1)
SPDDTY
BYTCNT
RACCNT
SPEED
W
R
R
R
R
W
W
W
W
W
W
W
R
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SAA2023H | RES 4.53K OHM 1/16W 0.5% 0402SMD |
| SAA2500 | MPEG Audio Source Decoder |
| SAA2500H | MPEG Audio Source Decoder |
| SAA2501 | Digital Audio Broadcast DAB decoder |
| SAA2501H | Digital Audio Broadcast DAB decoder |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SAA2023GP | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Drive processor for DCC systems |
| SAA2023H | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Drive processor for DCC systems |
| SAA2032 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Digital equalization for the tape drive processing of the DCC system |
| SAA2032GP | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Digital equalization for the tape drive processing of the DCC system |
| SAA-21 | 制造商:GENERAL DEVICES 功能描述:CHASSIS SUPPORT ANGLES, Sold in a Set of 2 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。