參數(shù)資料
型號： SAA6712E
廠商： NXP SEMICONDUCTORS
元件分類： 數(shù)學處理器
英文描述： ECONOLINE: RB & RA - Dual Output from a Single Input Rail- Power Sharing on Output- Industry Standard Pinout- 1kVDC & 2kVDC Isolation- Custom Solutions Available- UL94V-0 Package Material- Efficiency to 85%
中文描述： GRAPHICS PROCESSOR, PBGA292
封裝： 27 X 27 MM, 1.75 MM HEIGHT, PLASTIC, SOT-489-1, BGA-292
文件頁數(shù)： 3/64頁
文件大?。?/td> 228K
代理商： SAA6712E
1999 Aug 25
3
Philips Semiconductors
Preliminary specification
XGA RGB to TFT graphics engine
SAA6712E
1
FEATURES
1.1
RGB video input
Digital single (24-bit) or dual (48-bit) channel RGB input
Data input of sampled RGB data with a pixel frequency
of maximum 150 MHz
Free definable data acquisition offsets and vertical
window size in single pixel increments, horizontal
window size in double pixel increments
Programmable pulses for ADC clamping and ADC gain
correction
Detection of presence of sync signals, and of their
polarities
Support for auto-adjustment functions for sample clock
frequency, phase, vertical and horizontal sample offset,
as well as colour adjustment
Maximum supported resolution of 1280
×
1024 dots
Super Extended Graphics Adapter (SXGA)
Support for detection of the applied graphics mode
(auto-scan).
1.2
Video processing
Colour correction Look-Up Table (LUT)
Phase correct up and downscaling of the RGB data
Fully programmable scaling ratios
Independent horizontal and vertical scaling engine
Free definable position of the scaled input picture inside
the output picture with programmable border colour.
1.3
On screen display
Character based internal On Screen Display (OSD)
Programmable character matrix sizes of either
24
×
24 pixels (42 characters available) or
12
×
16 pixels (128 characters available)
Programmable width and height of the OSD window,
built from maximum 1152 characters
8 different colours for foreground and background
inclusive transparent colours
Overlay port for external OSD controller.
1.4
Video output
Single pixel/clock (24-bit) or double pixel/clock (48-bit)
digital RGB output
Generation of synchronization and validation signals for
the Thin Film Transistor (TFT) display
Frame rate control (temporal dithering) for displaying
true colour graphics on high colour displays
Free programmable timing for displays of several
manufacturers.
1.5
Memory interface
Support of both 1M
×
16 SDRAM, 256k
×
32 SGRAM or
128k
×
32 SGRAM devices
Maximum memory clock frequency of 125 MHz
Scalable memory size built of either 2, 3 or 4 SDRAM,
or of 1 or 2 SGRAM devices
Special mode for operation without external memory.
1.6
Miscellaneous
Internal Phase-Locked Loop (PLL) for memory and
panel clock generation from the system clock
I
2
C-bus interface with 2 selectable addresses
Boundary scan test circuit and Joint Test Action Group
(JTAG) test controller
Pin compatible to SAA6721E
Programming compatible to SAA6721E.
相關PDF資料
PDF描述
SAA6713AH XGA analog input flat panel controller
SAA6713H XGA dual input flat panel controller
SAA7110 Digital Multistandard Colour Decoder(數(shù)字多標準彩色譯碼器)
SAA7111 Video Input Processor VIP
SAA7120H Digital video encoder
相關代理商/技術參數(shù)
參數(shù)描述
SAA6713AH 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:XGA analog input flat panel controller
SAA6713AH/V1 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:XGA analog input flat panel controller
SAA6713H 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:XGA dual input flat panel controller
SAA6713H/V1 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:XGA dual input flat panel controller
SAA6721 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:SXGA RGB to TFT graphics engine
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*