- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385813 > SAA6712E (NXP SEMICONDUCTORS) ECONOLINE: RB & RA - Dual Output from a Single Input Rail- Power Sharing on Output- Industry Standard Pinout- 1kVDC & 2kVDC Isolation- Custom Solutions Available- UL94V-0 Package Material- Efficiency to 85% PDF資料下載
參數(shù)資料
| 型號： | SAA6712E |
| 廠商： | NXP SEMICONDUCTORS |
| 元件分類： | 數(shù)學處理器 |
| 英文描述： | ECONOLINE: RB & RA - Dual Output from a Single Input Rail- Power Sharing on Output- Industry Standard Pinout- 1kVDC & 2kVDC Isolation- Custom Solutions Available- UL94V-0 Package Material- Efficiency to 85% |
| 中文描述： | GRAPHICS PROCESSOR, PBGA292 |
| 封裝： | 27 X 27 MM, 1.75 MM HEIGHT, PLASTIC, SOT-489-1, BGA-292 |
| 文件頁數(shù)： | 46/64頁 |
| 文件大小： | 228K |
| 代理商： | SAA6712E |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁當前第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁
1999 Aug 25
46
Philips Semiconductors
Preliminary specification
XGA RGB to TFT graphics engine
SAA6712E
Table 11
Memory initialization programming
STEP
ACTION
REGISTERS
51 to 55
24
50 to 74
24
1
2
3
4
5
SAA6712E Power-on reset
set-up timing parameters
start memory initialization with setting memory_init
set-up all other parameters
release internal memory reset together with other internal resets
8.5.3
F
RAME RECOVERY
Output frames with the right vertical and horizontal
dimensions must be generated. Since size information is
not stored in the external memory, the output frame
resolution must be programmed into the registers
frame_length and line_length. The first value gives the
vertical resolution, and the second the horizontal
resolution in pixels. If no downscaler is used, these values
can be taken directly from the input interface.
If downscaling is activated, the size of the de-interlacer
output frame must be calculated from the RGB input frame
size divided by the downscaling factors.
If no valid data stream is applied at the RGB input
interface, the de-interlacer is able to generate a picture by
itself. This will be enabled with blank_screen at
address 25. The colour of this frame is defined by
blank_colour_red, blank_colour_green, and
blank_colour_blue.
8.6
Scaling
Two different scaling units are implemented to perform
both up and downscaling. The downscaling engine, which
is located before the memory interface, and the upscaling
engine after the memory interface.
8.6.1
D
OWNSCALING
If the downscaler is to be used, it must be enabled by
setting flags down_v_scaler_on and down_h_scaler_on.
For vertical scaling a line memory buffer is needed.
This memory must be switched to downscaling mode by
setting down_v_scaler_mem to logic 1 because only one
is available.
Setting up the desired downscaling ratios is achieved by
programming the scaling increments down_v_incr,
down_v_corr, and down_h_incr, down_h_corr. This must
be done for both vertical and horizontal scaling.
Where xx is equivalent to down_v_incr or down_h_incr
and yy is the fraction of the result in
1
100
.
This is the value for programming the increment correction
values down_v_corr and down_h_corr.
Example: SXGA
→
XGA
Horizontal:
This means down_h_incr = 51 and down_h_corr = 20.
Vertical:
This means down_v_incr = 48 and down_v_corr = 0.
8.6.2
U
PSCALING
The upscaler must be activated by up_v_scaler_on and
up_h_scaler_on. To use the line memory for upscaling,
down_v_scaler_mem must be set to logic 0. To set-up the
zoom factor, the scaling increments up_v_incr, up_v_corr,
up_h_incr, and up_h_corr must be programmed.
Where xx is equivalent to up_v_incr or up_h_incr and yy is
the fraction of the result in
1
100
.
This is the value for programming the increment correction
values up_v_corr and up_h_corr.
Example: XGA
→
SXGA
Horizontal:
This means up_h_incr = 80 and up_h_corr = 0.
Vertical:
This means up_v_incr = 85 and up_v_corr = 33.
incr
number_of_input_pixels
64
xx.yy
=
×
=
1280
1024
64
×
51.20
=
1024
64
×
48.00
=
incr
number_of_input_pixels
64
xx.yy
=
×
=
1024
1280
64
×
80.00
=
768
64
×
85.33
=
相關PDF資料 |
PDF描述 |
|---|---|
| SAA6713AH | XGA analog input flat panel controller |
| SAA6713H | XGA dual input flat panel controller |
| SAA7110 | Digital Multistandard Colour Decoder(數(shù)字多標準彩色譯碼器) |
| SAA7111 | Video Input Processor VIP |
| SAA7120H | Digital video encoder |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| SAA6713AH | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:XGA analog input flat panel controller |
| SAA6713AH/V1 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:XGA analog input flat panel controller |
| SAA6713H | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:XGA dual input flat panel controller |
| SAA6713H/V1 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:XGA dual input flat panel controller |
| SAA6721 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:SXGA RGB to TFT graphics engine |
發(fā)布緊急采購，3分鐘左右您將得到回復。